{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T02:20:23Z","timestamp":1742955623099,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642242694"},{"type":"electronic","value":"9783642242700"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24270-0_24","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T14:51:44Z","timestamp":1315407104000},"page":"324-337","source":"Crossref","is-referenced-by-count":0,"title":["A Fault-Tolerant, Dynamically Scheduled Pipeline Structure for Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Hananeh","family":"Aliee","sequence":"first","affiliation":[]},{"given":"Hamid Reza","family":"Zarandi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Reinhardt, S.K., Mukherjee, S.S.: Transient-Fault Detection via Simultaneous Multithreading. In: The Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA 2000), Canada, pp. 25\u201336 (June 2000)","DOI":"10.1145\/339647.339652"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Gibson, D., Wood, D.A.: Forward flow: a Scalable Core for Power-Constrained CMPs. In: The Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA 2010), USA, pp. 1\u201312 (June 2010)","DOI":"10.1145\/1815961.1815966"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A., Martonosi, M.: Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors. In: Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA 2009), USA, pp. 290\u2013301 (June 2009)","DOI":"10.1145\/1555754.1555792"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Aragon, J.L., Garcia, J.M.: Extending SRT for Parallel Applications in Tiled-CMP Architecture. In: The Proceedings of the 23rd IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2009), USA, pp. 1\u20138 (July 2009)","DOI":"10.1109\/IPDPS.2009.5160902"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Prvulovic, M., Zhang, Z., Torrellas, J.: ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In: The Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA 2002), USA, pp. 111\u2013122 (May 2002)","DOI":"10.1145\/545214.545228"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Aggrarwal, N., Smiths, J.E., Saluja, K.K., Jouppi, N.P., Ranganathan, P.: Implementing High Availability Memory with a Duplication Cache. In: The Proceedings of the 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO 2008), USA, pp. 71\u201382 (November 2008)","DOI":"10.1109\/MICRO.2008.4771780"},{"key":"24_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1007\/978-3-540-30138-7_5","volume-title":"Computer Safety, Reliability, and Security","author":"H.R. Zarandi","year":"2004","unstructured":"Zarandi, H.R., Miremadi, S.G.: A Highly Fault Detectable Cache Architecture for Dependable Computing. In: Heisel, M., Liggesmeyer, P., Wittmann, S. (eds.) SAFECOMP 2004. LNCS, vol.\u00a03219, pp. 45\u201359. Springer, Heidelberg (2004)"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Vadlamani, R., Zhao, J., Burleson, W., Tessier, R.: Multicore Soft Error Rate Stabilization Using Adaptive Dual Modular Redundancy. In: The Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2010), Germany, pp. 27\u201332 (March 2010)","DOI":"10.1109\/DATE.2010.5457242"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"Kumar, S., Hari, S., Li, M., Ramachandran, P., Choi, B., Adve, S.V.: mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems. In: The Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2009), USA, pp. 122\u2013132 (December 2009)","DOI":"10.1145\/1669112.1669129"},{"issue":"2","key":"24_CR10","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.755464","volume":"19","author":"T.J. Siegel","year":"1999","unstructured":"Siegel, T.J., et al.: IBM\u2019s S\/390 G5 Microprocessor Design. IEEE Micro\u00a019(2), 12\u201323 (1999)","journal-title":"IEEE Micro"},{"key":"24_CR11","unstructured":"Compaq Computer Corporation, Data Integrity for Compaq Nonstop Himalaya Servers (1999), http:\/\/nonstop.compaq.com"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Bower, F.A., Sorin, D.J., Ozev, S.: Online Diagnosis of Hard Faults in Microprocessors. ACM Transactions on Architecture and Code Optimization (TACO)\u00a04(2), article 8 (June 2007)","DOI":"10.1145\/1250727.1250728"},{"key":"24_CR13","doi-asserted-by":"crossref","unstructured":"Srinivasan, J., Adve, S.V., Bose, P., Rivers, J.A.: Exploiting Structural Duplication for Lifetime Reliability Enhancement. In: The Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA 2005), USA, pp. 520\u2013531 (June 2005)","DOI":"10.1109\/ISCA.2005.28"},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., et al.: Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In: The Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA 1996), USA, pp. 191\u2013202 (June 1996)","DOI":"10.1145\/232973.232993"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Eyerman, S., Eeckhout, L.: Probabilistic Job Symbiosis Modeling for SMT Processor Scheduling. In: The Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2010), USA, pp. 91\u2013102 (March 2010)","DOI":"10.1145\/1736020.1736033"},{"key":"24_CR16","doi-asserted-by":"crossref","unstructured":"Ramirez, T., Pajuelo, A., Santana, O.J., Valero, M.: Run ahead Threads to Improve SMT Performance. In: The Proceedings of the 14th International Symposium on High Performance Computer Architecture (HPCA 2008), UT, pp. 149\u2013158 (February 2008)","DOI":"10.1109\/HPCA.2008.4658635"},{"issue":"1","key":"24_CR17","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1109\/MM.2010.23","volume":"30","author":"S. Eyerman","year":"2010","unstructured":"Eyerman, S., Eeckhout, L.: Per-Thread Cycle Accounting. IEEE Micro\u00a030(1), 71\u201380 (2010)","journal-title":"IEEE Micro"},{"issue":"1","key":"24_CR18","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1109\/TDSC.2008.31","volume":"7","author":"A. Timor","year":"2010","unstructured":"Timor, A., Mendelson, A., Birk, Y., Suri, N.: Using Underutilize CPU Resources to Enhance Its Reliability. IEEE Transactions on Dependable and Secure Computing\u00a07(1), 94\u2013109 (2010)","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"24_CR19","doi-asserted-by":"crossref","unstructured":"Gomaa, M.A., Vijaykumar, T.N.: Opportunistic Transient-Fault Detection. In: The Proceedings of the 32nd International Symposium on Computer Architecture (ISCA 2005), pp. 172\u2013183 (June 2005)","DOI":"10.1109\/ISCA.2005.38"},{"key":"24_CR20","unstructured":"Sato, T.: Exploiting Instruction Redundancy for Transient Fault Tolerance. In: The Proceedings of the 18th International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2003), USA, pp. 547\u2013555 (November 2003)"},{"key":"24_CR21","doi-asserted-by":"crossref","unstructured":"Wells, P.M., Chakraborty, K., Sohi, G.S.: Mixed-Mode Multicore Reliability. In: The Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2009), USA, pp. 169\u2013180 (March 2009)","DOI":"10.1145\/1508244.1508265"},{"key":"24_CR22","doi-asserted-by":"crossref","unstructured":"Rotenburg, E.: AR-SMT a Microarchitectural Approach to Fault Tolerance in Microprocessors. In: The Proceedings of 29th Annual International Symposium on Fault-Tolerant Computing Systems (FTCS 1999), USA, pp. 84\u201391 (June 1999)","DOI":"10.1109\/FTCS.1999.781037"},{"key":"24_CR23","doi-asserted-by":"crossref","unstructured":"Vijaykumar, T.N., Pomeranz, I., Cheng, K.: Transient-Fault Recovery Using Simultaneous Multithreading. In: The Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA 2002), USA, pp. 87\u201398 (May 2002)","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"24_CR24","doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., Kontz, M., Reinhardt, S.K.: Detailed Design and Evaluation of Redundant Multithreading Alternatives. In: The Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA 2002), USA, pp. 99\u2013110 (May 2002)","DOI":"10.1145\/545214.545227"},{"key":"24_CR25","doi-asserted-by":"crossref","unstructured":"Aggarwal, N., Ranganathan, P., Jouppi, N.P., Smith, J.E.: Configurable Isolation: Building High Availability Systems with Commodity Multi-Core Processors. In: The Proceedings of the 34th International Symposium on Computer Architecture (ISCA 2007), USA, pp. 340\u2013347 (June 2007)","DOI":"10.1145\/1250662.1250720"},{"key":"24_CR26","series-title":"IFIP AICT","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-642-15234-4_14","volume-title":"Distributed, Parallel and Biologically Inspired Systems","author":"R. Ragel","year":"2010","unstructured":"Ragel, R., Ambrose, A., Peddersen, J., Parameswaran, S.: RACE: A Rapid, Architectural Simulation and Synthesis Framework for Embedded Processors. In: Hinchey, M., Kleinjohann, B., Kleinjohann, L., Lindsay, P.A., Rammig, F.J., Timmis, J., Wolf, M. (eds.) DIPES 2010. IFIP AICT, vol.\u00a0329, pp. 137\u2013144. Springer, Heidelberg (2010)"},{"key":"24_CR27","doi-asserted-by":"crossref","unstructured":"Burger, D.A., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Technical report #1342, University of Wisconsin-Madison, Computer Science Department (June 1997)","DOI":"10.1145\/268806.268810"}],"container-title":["Lecture Notes in Computer Science","Computer Safety, Reliability, and Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24270-0_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,9]],"date-time":"2025-03-09T23:26:53Z","timestamp":1741562813000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24270-0_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642242694","9783642242700"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24270-0_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}