{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:04:52Z","timestamp":1725660292080},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642243219"},{"type":"electronic","value":"9783642243226"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24322-6_17","type":"book-chapter","created":{"date-parts":[[2012,2,14]],"date-time":"2012-02-14T23:26:16Z","timestamp":1329261976000},"page":"198-210","source":"Crossref","is-referenced-by-count":2,"title":["Guarded Power Gating in a Multi-core Setting"],"prefix":"10.1007","author":[{"given":"Niti","family":"Madan","sequence":"first","affiliation":[]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[]},{"given":"Murali","family":"Annavaram","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","unstructured":"First the Tick, Now the Tock: Next Generation Intel Microarchite cture (Nehalem). Tech. rep., Intel Whitepaper (2008)"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Hu, Z., Buyuktosunoglu, A., Srinivasan, V., Zyuban, V., Jacobson, H., Bose, P.: Microarchitectural techniques for power gating of execution units. In: Proceedings of International Symposium on Low Power Electronics and Design (ISLPED (August 2004)","DOI":"10.1145\/1013235.1013249"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Leverich, J., Monchiero, M., Talwar, V., Ranganathan, P., Kozyrakis, C.: Power management of datacenter workloads using per-core power gating. IEEE Computer Architecture Letters\u00a08(2) (July-December 2009)","DOI":"10.1109\/L-CA.2009.46"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Lungu, A., Bose, P., Buyuktosunoglu, A., Sorin, D.: Dynamic power gating with quality guarantees. In: Proceedings of International Symposium on Low Power Electronics and Design (ISLPED (August 2009)","DOI":"10.1145\/1594233.1594331"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Youssef, A., Anis, M., Elmasry, M.: Dynamic standby leakage prediction for leakage-tolerant microprocessor functional units. In: Proceedings of International Symposium on Microarchitecture (MICRO) (December 2006)","DOI":"10.1109\/MICRO.2006.22"}],"container-title":["Lecture Notes in Computer Science","Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24322-6_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T16:45:46Z","timestamp":1556383546000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24322-6_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642243219","9783642243226"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24322-6_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}