{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T21:10:15Z","timestamp":1742505015803,"version":"3.40.1"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642243219"},{"type":"electronic","value":"9783642243226"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24322-6_26","type":"book-chapter","created":{"date-parts":[[2012,2,15]],"date-time":"2012-02-15T04:26:16Z","timestamp":1329279976000},"page":"324-340","source":"Crossref","is-referenced-by-count":0,"title":["Extrinsic and Intrinsic Text Cloning"],"prefix":"10.1007","author":[{"given":"Marios","family":"Kleanthous","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marios D.","family":"Dikaiakos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Enabling Grids for E-sciencE, http:\/\/www.eu-egee.org\/"},{"key":"26_CR2","unstructured":"KVM: Kernel Based Virtual Machine, http:\/\/www.linux-kvm.org\/"},{"key":"26_CR3","unstructured":"ARM: Cortex-A8 Technical Reference Manual (2007)"},{"key":"26_CR4","first-page":"319","volume-title":"MICRO 37: Proceedings of the 37th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"B.M. Beckmann","year":"2004","unstructured":"Beckmann, B.M., Wood, D.A.: Managing wire delay in large chip-multiprocessor caches. In: MICRO 37: Proceedings of the 37th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 319\u2013330. IEEE Computer Society, Washington, DC (2004)"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Beszedes, A., Ferenc, R., Gyimuthy, T., Dolenc, A., Karsisto, K.: Survey of Code-Size Reduction Methods. ACM Comput. Surv.\u00a035(3) (September 2003)","DOI":"10.1145\/937503.937504"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"Biswas, S., Franklin, D., Savage, A., Dixon, R., Sherwood, T., Chong, F.T.: Multi-execution: multicore caching for data-similar executions. In: ISCA (June 2009)","DOI":"10.1145\/1555754.1555777"},{"key":"26_CR7","unstructured":"Casazza, J.: First the tick, now the tock: Intelmicroarchitecture (nehalem). Intel Corporation"},{"issue":"2","key":"26_CR8","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1145\/1080695.1070001","volume":"33","author":"Z. Chishti","year":"2005","unstructured":"Chishti, Z., Powell, M.D., Vijaykumar, T.N.: Optimizing replication, communication, and capacity allocation in cmps. SIGARCH Comput. Archit. News\u00a033(2), 357\u2013368 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"Cooper, K.D., McIntosh, N.: Enhanced Code Compression for Embedded RISC Processors. In: Proceedings of PLDI (May 1999)","DOI":"10.1145\/301618.301655"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"Debray, S., Evans, W., Muth, R., Sutter, B.D.: Compiler Techniques for Code Compaction. ACM Transactions on Programming Languages and Systems\u00a022(2) (March 2000)","DOI":"10.1145\/349214.349233"},{"key":"26_CR11","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1177\/109434200101500302","volume":"15","author":"I. Foster","year":"2001","unstructured":"Foster, I., Kesselman, C., Tuecke, S.: The anatomy of the grid - enabling scalable virtual organizations. International Journal of Supercomputer Applications 15, 2001 (2001)","journal-title":"International Journal of Supercomputer Applications"},{"issue":"3","key":"26_CR12","doi-asserted-by":"publisher","first-page":"887","DOI":"10.1145\/1166074.1166079","volume":"31","author":"S. Harizopoulos","year":"2006","unstructured":"Harizopoulos, S., Ailamaki, A.: Improving instruction cache performance in oltp. ACM Trans. Database Syst.\u00a031(3), 887\u2013920 (2006)","journal-title":"ACM Trans. Database Syst."},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Kleanthous, M., Sazeides, Y.: Catch: A mechanism for dynamically detecting cache-content-duplication and its application to instruction caches. In: DATE (March 2008)","DOI":"10.1145\/1403375.1403720"},{"issue":"2","key":"26_CR14","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/MM.2003.1196115","volume":"23","author":"D. Koufaty","year":"2003","unstructured":"Koufaty, D., Marr, D.T.: Hyper-Threading Technology in the Netburst Microarchitecture. IEEE Micro\u00a023(2), 56\u201365 (2003)","journal-title":"IEEE Micro"},{"key":"26_CR15","doi-asserted-by":"crossref","unstructured":"Lefurgy, C., Bird, P., Chen, I.C., Mudge, T.: Improving Code Density Using Compression Techniques. In: Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 194\u2013203 (December 1997)","DOI":"10.1109\/MICRO.1997.645810"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Marco, C., Fabio, C., Alvise, D., Antonia, C., Francesco, G., Alessandro, M., Moreno, M., Salvatore, M., Fabrizio, P., Luca, P., Francesco, P.: The glite workload management system. In: 4th International Conference on Grid and Pervasive Computing (2009)","DOI":"10.1007\/978-3-642-01671-4_24"},{"key":"26_CR17","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1016\/j.sysarc.2008.04.014","volume":"54","author":"F. Mohamood","year":"2008","unstructured":"Mohamood, F., Ghosh, M., Lee, H.H.S.: DLL-conscious Instruction Fetch Optimization for SMT Processors. Journal of Systems Architecture\u00a054, 1089\u20131100 (2008)","journal-title":"Journal of Systems Architecture"},{"key":"26_CR18","unstructured":"Sager, D., Group, D.P., Corp, I.: The microarchitecture of the pentium 4 processor. Intel Technology Journal (2001)"},{"key":"26_CR19","unstructured":"Services, A.W.: Amazon elastic compute cloud: User guide. Tech. Rep. API Version 2009-11-30 (2010)"},{"key":"26_CR20","doi-asserted-by":"crossref","unstructured":"Shah, M., Barreh, J., Brooks, J., Golla, R., Grohoski, G., Gura, N., Hetherington, R., Jordan, P., Luttrell, M., Olson, C., Saha, B., Sheahan, D., Spracklen, L., Wynn, A.: Ultrasparc t2: A highly-threaded, power-efficient, sparc soc. In: A-SSCC 2007 (November 2007)","DOI":"10.1109\/ASSCC.2007.4425786"},{"issue":"4","key":"26_CR21","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1145\/1105734.1105744","volume":"33","author":"A. Shayesteh","year":"2005","unstructured":"Shayesteh, A., Reinman, G., Jouppi, N., Sair, S., Sherwood, T.: Dynamically configurable shared cmp helper engines for improved performance. SIGARCH Comput. Archit. News\u00a033(4), 70\u201379 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"26_CR22","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS (October 2002)","DOI":"10.1145\/605397.605403"},{"key":"26_CR23","doi-asserted-by":"crossref","unstructured":"Sinharoy, B.: Power7 multi-core processor design. In: MICRO 42: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (2009)","DOI":"10.1145\/1669112.1669114"},{"issue":"3","key":"26_CR24","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A.J. Smith","year":"1982","unstructured":"Smith, A.J.: Cache Memories. ACM Computing Surveys (CSUR)\u00a014(3), 473\u2013530 (1982)","journal-title":"ACM Computing Surveys (CSUR)"},{"issue":"5","key":"26_CR25","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1145\/378995.379244","volume":"28","author":"A. Snavely","year":"2000","unstructured":"Snavely, A., Tullsen, D.M.: Symbiotic job scheduling for a simultaneous multithreaded processor. ACM SIGARCH Computer Architecture News\u00a028(5), 234\u2013244 (2000)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"26_CR26","unstructured":"Tullsen, D.M.: Simulation and modeling of a simultaneous multithreading processor. In: Int. CMG Conference (1996)"},{"key":"26_CR27","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: 22nd Annual International Symposium on Computer Architecture (June 1995)","DOI":"10.1145\/223982.224449"},{"key":"26_CR28","doi-asserted-by":"crossref","unstructured":"Yamamoto, W., Serrano, M., Talcott, A., Wood, R., Nemirosky, M.: Performance estimation of multistreamed, superscalar processors. In: Twenty-Seventh Hawaii Internation Conference on 1994","DOI":"10.1109\/HICSS.1994.323172"}],"container-title":["Lecture Notes in Computer Science","Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24322-6_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T20:34:06Z","timestamp":1742502846000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24322-6_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642243219","9783642243226"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24322-6_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}