{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:04:57Z","timestamp":1725660297551},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642243219"},{"type":"electronic","value":"9783642243226"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24322-6_28","type":"book-chapter","created":{"date-parts":[[2012,2,15]],"date-time":"2012-02-15T04:26:16Z","timestamp":1329279976000},"page":"357-375","source":"Crossref","is-referenced-by-count":4,"title":["Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Boris","family":"Grot","sequence":"first","affiliation":[]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"28_CR1","first-page":"187","volume-title":"20th International Conference on Supercomputing","author":"J.D. Balfour","year":"2006","unstructured":"Balfour, J.D., Dally, W.J.: Design Tradeoffs for Tiled CMP On-Chip Networks. In: 20th International Conference on Supercomputing, pp. 187\u2013198. ACM, New York (2006)"},{"key":"28_CR2","first-page":"318","volume-title":"41st IEEE\/ACM International Symposium on Microarchitecture","author":"R. Bitirgen","year":"2008","unstructured":"Bitirgen, R., Ipek, E., Martinez, J.F.: Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach. In: 41st IEEE\/ACM International Symposium on Microarchitecture, pp. 318\u2013329. IEEE Computer Society, Washington, DC (2008)"},{"key":"28_CR3","volume-title":"Principles and Practices of Interconnection Networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2004)"},{"key":"28_CR4","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1145\/1669112.1669150","volume-title":"42nd IEEE\/ACM International Symposium on Microarchitecture","author":"R. Das","year":"2009","unstructured":"Das, R., Mutlu, O., Moscibroda, T., Das, C.R.: Application-aware Prioritization Mechanisms for On-Chip Networks. In: 42nd IEEE\/ACM International Symposium on Microarchitecture, pp. 280\u2013291. ACM, New York (2009)"},{"key":"28_CR5","first-page":"1","volume-title":"SIGCOMM 1989: Communications Architectures and Protocols","author":"A. Demers","year":"1989","unstructured":"Demers, A., Keshav, S., Shenker, S.: Analysis and Simulation of a Fair Queueing Algorithm. In: SIGCOMM 1989: Communications Architectures and Protocols, pp. 1\u201312. ACM, New York (1989)"},{"key":"28_CR6","first-page":"335","volume-title":"15th International Conference on Architectural Support for Programming Languages and Operating Systems","author":"E. Ebrahimi","year":"2010","unstructured":"Ebrahimi, E., Lee, C.J., Mutlu, O., Patt, Y.N.: Fairness via Source Throttling: a Configurable and High-performance Fairness Substrate for Multi-Core Memory Systems. In: 15th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 335\u2013346. ACM, New York (2010)"},{"issue":"12","key":"28_CR7","doi-asserted-by":"publisher","first-page":"1802","DOI":"10.1109\/26.120166","volume":"39","author":"S. Golestani","year":"1991","unstructured":"Golestani, S.: Congestion-free Communication in High-Speed Packet Networks. IEEE Transactions on Communications\u00a039(12), 1802\u20131812 (1991)","journal-title":"IEEE Transactions on Communications"},{"key":"28_CR8","first-page":"163","volume-title":"15th International Symposium on High-Performance Computer Architecture","author":"B. Grot","year":"2009","unstructured":"Grot, B., Hestness, J., Keckler, S.W., Mutlu, O.: Express Cube Topologies for On-Chip Interconnects. In: 15th International Symposium on High-Performance Computer Architecture, pp. 163\u2013174. IEEE Computer Society, Washington, DC (2009)"},{"key":"28_CR9","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1145\/1669112.1669149","volume-title":"42nd IEEE\/ACM International Symposium on Microarchitecture","author":"B. Grot","year":"2009","unstructured":"Grot, B., Keckler, S.W., Mutlu, O.: Preemptive Virtual Clock: a Flexible, Efficient, and Cost-Effective QOS Scheme for Networks-on-Chip. In: 42nd IEEE\/ACM International Symposium on Microarchitecture, pp. 268\u2013279. ACM, New York (2009)"},{"key":"28_CR10","first-page":"257","volume-title":"18th International Conference on Supercomputing","author":"R. Iyer","year":"2004","unstructured":"Iyer, R.: CQoS: a Framework for Enabling QoS in Shared Caches of CMP Platforms. In: 18th International Conference on Supercomputing, pp. 257\u2013266. ACM, New York (2004)"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"Kahng, A., Li, B., Peh, L.S., Samadi, K.: ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration. In: Conference on Design, Automation, and Test in Europe, pp. 423\u2013428 (2009)","DOI":"10.1109\/DATE.2009.5090700"},{"key":"28_CR12","first-page":"267","volume":"3","author":"P. Kermani","year":"1979","unstructured":"Kermani, P., Kleinrock, L.: Virtual Cut-Through: a New Computer Communication Switching Technique. Computer Networks\u00a03, 267\u2013286 (1979)","journal-title":"Computer Networks"},{"key":"28_CR13","first-page":"226","volume-title":"23rd International Symposium on Computer Architecture","author":"J.H. Kim","year":"1996","unstructured":"Kim, J.H., Chien, A.A.: Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost, High-Performance Networks. In: 23rd International Symposium on Computer Architecture, pp. 226\u2013236. ACM, New York (1996)"},{"key":"28_CR14","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1109\/MICRO.2007.29","volume-title":"40th IEEE\/ACM International Symposium on Microarchitecture","author":"J. Kim","year":"2007","unstructured":"Kim, J., Balfour, J., Dally, W.: Flattened Butterfly Topology for On-Chip Networks. In: 40th IEEE\/ACM International Symposium on Microarchitecture, pp. 172\u2013182. IEEE Computer Society, Washington, DC (2007)"},{"key":"28_CR15","first-page":"89","volume-title":"35th International Symposium on Computer Architecture","author":"J.W. Lee","year":"2008","unstructured":"Lee, J.W., Ng, M.C., Asanovic, K.: Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks. In: 35th International Symposium on Computer Architecture, pp. 89\u2013100. IEEE Computer Society, Washington, DC (2008)"},{"key":"28_CR16","first-page":"46","volume-title":"34th International Symposium on Computer Architecture","author":"M.R. Marty","year":"2007","unstructured":"Marty, M.R., Hill, M.D.: Virtual Hierarchies to Support Server Consolidation. In: 34th International Symposium on Computer Architecture, pp. 46\u201356. ACM, New York (2007)"},{"key":"28_CR17","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/MICRO.2007.33","volume-title":"40th IEEE\/ACM International Symposium on Microarchitecture","author":"N. Muralimanohar","year":"2007","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.: Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. In: 40th IEEE\/ACM International Symposium on Microarchitecture, pp. 3\u201314. IEEE Computer Society, Washington, DC (2007)"},{"key":"28_CR18","first-page":"63","volume-title":"35th International Symposium on Computer Architecture","author":"O. Mutlu","year":"2008","unstructured":"Mutlu, O., Moscibroda, T.: Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems. In: 35th International Symposium on Computer Architecture, pp. 63\u201374. IEEE Computer Society, Washington, DC (2008)"},{"key":"28_CR19","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/MICRO.2007.21","volume-title":"40th IEEE\/ACM International Symposium on Microarchitecture","author":"O. Mutlu","year":"2007","unstructured":"Mutlu, O., Moscibroda, T.: Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In: 40th IEEE\/ACM International Symposium on Microarchitecture, pp. 146\u2013160. IEEE Computer Society, Washington, DC (2007)"},{"key":"28_CR20","first-page":"57","volume-title":"34th International Symposium on Computer Architecture","author":"K.J. Nesbit","year":"2007","unstructured":"Nesbit, K.J., Laudon, J., Smith, J.E.: Virtual Private Caches. In: 34th International Symposium on Computer Architecture, pp. 57\u201368. ACM, New York (2007)"},{"key":"28_CR21","unstructured":"NVIDIA Fermi architecture, http:\/\/www.nvidia.com\/object\/fermi_architecture.html"},{"key":"28_CR22","volume-title":"Conference on Design, Automation and Test in Europe","author":"E. Rijpkema","year":"2003","unstructured":"Rijpkema, E., Goossens, K.G.W., Radulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., Waterlander, E.: Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. In: Conference on Design, Automation and Test in Europe, IEEE Computer Society, Washington, DC (2003)"},{"key":"28_CR23","volume-title":"16th ACM Conference on Computer and Communications Security","author":"T. Ristenpart","year":"2009","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, You, Get Off of My Cloud: Exploring Information Leakage in Third-Party Compute Clouds. In: 16th ACM Conference on Computer and Communications Security. ACM, New York (2009)"},{"key":"28_CR24","doi-asserted-by":"crossref","unstructured":"Shin, J., Tam, K., Huang, D., Petrick, B., Pham, H., Hwang, C., Li, H., Smith, A., Johnson, T., Schumacher, F., Greenhill, D., Leon, A., Strong, A.: A 40nm 16-core 128-thread CMT SPARC SoC Processor. In: IEEE International Solid-State Circuits Conference, pp. 98\u201399 (2010)","DOI":"10.1109\/ISSCC.2010.5434030"},{"key":"28_CR25","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1109\/HPCA.2002.995703","volume-title":"8th International Symposium on High-Performance Computer Architecture","author":"G.E. Suh","year":"2002","unstructured":"Suh, G.E., Devadas, S., Rudolph, L.: A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In: 8th International Symposium on High-Performance Computer Architecture, pp. 117\u2013128. IEEE Computer Society, Washington, DC (2002)"},{"key":"28_CR26","unstructured":"Tilera TILE-Gx100, http:\/\/www.tilera.com\/products\/TILE-Gx.php"},{"key":"28_CR27","doi-asserted-by":"crossref","unstructured":"Wendel, D., Kalla, R., Cargoni, R., Clables, J., Friedrich, J., Frech, R., Kahle, J., Sinharoy, B., Starke, W., Taylor, S., Weitzel, S., Chu, S., Islam, S., Zyuban, V.: The Implementation of POWER7: A Highly Parallel and Scalable Multi-Core High-End Server Processor. In: IEEE International Solid-State Circuits Conference, pp. 102\u2013103 (2010)","DOI":"10.1109\/ISSCC.2010.5434074"},{"issue":"4","key":"28_CR28","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1145\/99517.99525","volume":"20","author":"L. Zhang","year":"1990","unstructured":"Zhang, L.: Virtual Clock: a New Traffic Control Algorithm for Packet Switching Networks. SIGCOMM Computer Communication Review\u00a020(4), 19\u201329 (1990)","journal-title":"SIGCOMM Computer Communication Review"}],"container-title":["Lecture Notes in Computer Science","Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24322-6_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,29]],"date-time":"2021-12-29T07:37:49Z","timestamp":1640763469000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24322-6_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642243219","9783642243226"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24322-6_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}