{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:04:52Z","timestamp":1725660292356},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642243219"},{"type":"electronic","value":"9783642243226"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24322-6_7","type":"book-chapter","created":{"date-parts":[[2012,2,14]],"date-time":"2012-02-14T23:26:16Z","timestamp":1329261976000},"page":"65-76","source":"Crossref","is-referenced-by-count":0,"title":["Can Manycores Support the Memory Requirements of Scientific Applications?"],"prefix":"10.1007","author":[{"given":"Milan","family":"Pavlovic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoav","family":"Etsion","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","unstructured":"Agarwal, A., Bao, L., Brown, J., Edwards, B., Mattina, M., Miao, C.C., Ramey, C., Wentzlaff, D.: Tile processor: Embedded multicore for networking and multimedia. In: Hot Chips (August 2007)"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Alam, S.R., Barrett, R.F., Kuehn, J.A., Roth, P.C., Vetter, J.S.: Characterization of scientific workloads on systems with multi-core processors. In: Intl. Symp. on Workload Characterization, pp. 225\u2013236 (October 2006)","DOI":"10.1109\/IISWC.2006.302747"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Bhadauria, M., Weaver, V.M., McKee, S.A.: Understanding parsec performance on contemporary cmps. In: Intl. Symp. on Workload Characterization (October 2009)","DOI":"10.1109\/IISWC.2009.5306793"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Gonzalez, J., Gimenez, J., Labarta, J.: Automatic detection of parallel applications computation phases. In: International on Parallel and Distributed Processing Symposium, vol.\u00a00, pp. 1\u201311 (2009)","DOI":"10.1109\/IPDPS.2009.5161027"},{"key":"7_CR5","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"B. Jacob","year":"2008","unstructured":"Jacob, B., Ng, S.W., Wang, D.T.: Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, Burlington (2008)"},{"key":"7_CR6","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2010.38","volume":"30","author":"R. Kalla","year":"2010","unstructured":"Kalla, R., Sinharoy, B., Starke, W.J., Floyd, M.: Power7: IBM\u2019s next-generation server processor. IEEE Micro\u00a030, 7\u201315 (2010)","journal-title":"IEEE Micro"},{"key":"7_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-way multithreaded Sparc processor. IEEE Micro\u00a025, 21\u201329 (2005)","journal-title":"IEEE Micro"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Kottapalli, S., Baxter, J.: Nehalem-EX CPU architecture. In: Hot Chips (August 2009)","DOI":"10.1109\/HOTCHIPS.2009.7478350"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Liu, L., Li, Z., Sameh, A.H.: Analyzing memory access intensity in parallel programs on multicore. In: Intl. Conf. on Supercomputing, pp. 359\u2013367 (2008)","DOI":"10.1145\/1375527.1375579"},{"key":"7_CR10","series-title":"LNCS","first-page":"3","volume-title":"Automatic structure extraction from mpi applications tracefiles","author":"R.M.B. Marc Casas","year":"2007","unstructured":"Marc Casas, R.M.B., Labarta, J.: Automatic structure extraction from mpi applications tracefiles. LNCS, pp. 3\u201312. Springer, Heidelberg (2007)"},{"issue":"1","key":"7_CR11","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2009.9","volume":"29","author":"L. Seiler","year":"2009","unstructured":"Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Dubey, P., Junkins, S., Lake, A., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Abrash, M., Sugerman, J., Hanrahan, P.: Larrabee: A many-core x86 architecture for visual computing. IEEE Micro\u00a029(1), 10\u201321 (2009)","journal-title":"IEEE Micro"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Intl. Symp. on Computer Architecture, pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"}],"container-title":["Lecture Notes in Computer Science","Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24322-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,23]],"date-time":"2019-06-23T14:35:20Z","timestamp":1561300520000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24322-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642243219","9783642243226"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24322-6_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}