{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T16:07:29Z","timestamp":1742918849272,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":53,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642243486"},{"type":"electronic","value":"9783642243493"}],"license":[{"start":{"date-parts":[[2011,10,27]],"date-time":"2011-10-27T00:00:00Z","timestamp":1319673600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2011,10,27]],"date-time":"2011-10-27T00:00:00Z","timestamp":1319673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-24349-3_8","type":"book-chapter","created":{"date-parts":[[2012,2,7]],"date-time":"2012-02-07T07:42:19Z","timestamp":1328600539000},"page":"171-189","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["System Level Performance Analysis for Real-Time Multi-Core and Network Architectures"],"prefix":"10.1007","author":[{"given":"Jonas","family":"Rox","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mircea","family":"Negrean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Schliecker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,10,27]]},"reference":[{"key":"8_CR1","unstructured":"http:\/\/www.autosar.org, \u201cAutosar partnership,\u201d Internet."},{"issue":"2\u20133","key":"8_CR2","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1016\/0165-6074(94)90080-9","volume":"40","author":"K Tindell","year":"1994","unstructured":"Tindell K, \u00a0Clark J (1994) Holistic schedulability analysis for distributed hard real-time systems, Microproc Microprogram 40(2-3):117\u2013134","journal-title":"Microproc Microprogram"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Guti\u00e9rrez J, Garc\u00eda J, \u00a0Harbour M (1997) On the schedulability analysis for distributed hard real-time systems. Proceedings of the 9th euromicro workshop on real-time systems, Toledo, Spain, pp 136\u2013143","DOI":"10.1109\/EMWRTS.1997.613774"},{"key":"8_CR4","first-page":"190","volume-title":"A general framework for analysing system properties in platform-based embedded system designs","author":"S Chakraborty","year":"2003","unstructured":"Chakraborty S, K\u00fcnzli S, Thiele L (2003) A general framework for analysing system properties in platform-based embedded system designs. Design, Automation and Test in Europe Conference and Exhibition, pp 190\u2013195"},{"issue":"2","key":"8_CR5","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1049\/ip-cdt:20045088","volume":"152","author":"R Henia","year":"2005","unstructured":"Henia R, Hamann A, Jersak M, Racu R, Richter K, Ernst R (2005) System Level Performance Analysis \u2013 The SymTA\/S Approach. IEE Proc Comput Digital Techniq 152(2):148\u2013166","journal-title":"IEE Proc Comput Digital Techniq"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Gresser K (1993) An event model for deadline verification of hard real-time systems. In: Proceedings of the 5th euromicro workshop on real-time systems, Oulu, Finland, pp 118\u2013123","DOI":"10.1109\/EMWRT.1993.639067"},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-540-88387-6_7","volume":"5311","author":"S Bensalem","year":"2008","unstructured":"Bensalem S, Bozga M, Sifakis J, Nguyen T (2008) Compositional verification for component-based systems and application. Automated Technol Verification Anal 5311:64\u201379","journal-title":"Automated Technol Verification Anal"},{"key":"8_CR8","unstructured":"Puschner P, Schoeberl M (2008) On composable system timing, task timing, and WCET analysis. In: Proceedings of the 8th international workshop on worst-case execution time (WCET) analysis, Prague, Czech Republic"},{"key":"8_CR9","unstructured":"Thiele L, Chakraborty S, Naedele M (2000) Real-time calculus for scheduling hard real-time systems. Circuits and Systems, 2000. Proceedings of the international symposium on ISCAS 2000, Geneva, vol 4, pp 101\u2013104"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Le\u00a0Boudec J, Thiran P (2001) Network calculus: a theory of deterministic queuing systems for the internet Springer-Verlag Berlin, Heidelberg \u00a92001","DOI":"10.1007\/3-540-45318-0"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Richter K, Racu R, Ernst R (2003) Scheduling analysis integration for heterogeneous multiprocessor SoC. In: Proceedings of the 24th IEEE real-time systems symposium (RTSS), Cancun, Mexico, December 2003","DOI":"10.1109\/REAL.2003.1253270"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Albers K, Bodmann F, Slomka F (2006) Hierarchical event streams and event dependency graphs: A new computational model for embedded real-time systems. In: Proceedings of the 18th euromicro conference on real-time systems (ECRTS). IEEE Computer Society, Washington, DC, pp 97\u2013106","DOI":"10.1109\/ECRTS.2006.12"},{"key":"8_CR13","volume-title":"Advanced hierarchical event-stream model","author":"K Albers","year":"2008","unstructured":"Albers K, Bodmann F, Slomka F (2008) Advanced hierarchical event-stream model. In: Proceedings of the euromicro conference on real-time systems (ECRTS)"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Henia R, Ernst R (2006) Improved offset-analysis using multiple timing-references. In: Proceedings of the conference on design, automation and test in Europe: Proceedings, pp 450\u2013455","DOI":"10.1109\/DATE.2006.243802"},{"key":"8_CR15","volume-title":"A framework for the busy time calculation of multiple correlated events","author":"S Schliecker","year":"2006","unstructured":"Schliecker S, Ivers M, Staschulat J, Ernst R (2006) A framework for the busy time calculation of multiple correlated events. In: Sixth International Worst Case Execution Time Wworkshop"},{"key":"8_CR16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269030","volume-title":"Workload characterization model for tasks with variable execution demand","author":"A Maxiaguine","year":"2004","unstructured":"Maxiaguine A, K\u00fcnzli S, Thiele L (2004) Workload characterization model for tasks with variable execution demand. In: Proceedings of design automation and test in Europe, Paris, France"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Wandeler E, Maxiaguine A, Thiele L (2006) Performance analysis of greedy shapers in real-time systems. In: Proceedings of the conference on design, automation and test in Europe: Proceedings, pp 444\u2013449","DOI":"10.1109\/DATE.2006.243801"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"AUTOSAR (2006) Autosar specification of communication v. 2.0.1, autosar partnership","DOI":"10.1007\/BF03242086"},{"key":"8_CR19","volume-title":"Compositional scheduling analysis using standard event models","author":"K Richter","year":"2004","unstructured":"Richter K (2004) Compositional scheduling analysis using standard event models, Ph.D. dissertation, Technical University of Braunschweig"},{"key":"8_CR20","volume-title":"Modular performance analysis and interface-based design of embedded systems","author":"E Wandeler","year":"2006","unstructured":"Wandeler E (2006) Modular performance analysis and interface-based design of embedded systems, Ph.D. dissertation, Swiss Federal Institute of Technology"},{"key":"8_CR21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269031","volume-title":"Context-aware performance analysis for efficient embedded system design","author":"M Jersak","year":"2004","unstructured":"Jersak M, Henia R, Ernst R (2004) Context-aware performance analysis for efficient embedded system design. In: Proceeding of design automation and test in Europe"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Rox J, Ernst R (2008) Modeling event stream hierarchies with hierarchical event models. In: Proceedings of the design, automation and test in Europe (DATE 2008) Munich, Germany, March 2008","DOI":"10.1109\/DATE.2008.4484729"},{"issue":"2","key":"8_CR23","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1007\/BF01088593","volume":"6","author":"KW Tindell","year":"1994","unstructured":"Tindell KW, Burns A, Wellings AJ (1994) An extendible approach for analyzing fixed priority hard real-time tasks, Real-Time Syst 6(2):133\u2013151","journal-title":"Real-Time Syst"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Rox J, Ernst R (2008) Construction and deconstruction of hierarchical event streams with multiple hierarchical layers. In: Proceedings of the euromicro conference on real-time systems (ECRTS 2008), Prague, Czech Republic, July 2008","DOI":"10.1109\/ECRTS.2008.13"},{"issue":"4","key":"8_CR25","doi-asserted-by":"publisher","first-page":"402","DOI":"10.1109\/TII.2009.2032068","volume":"5","author":"S Schliecker","year":"2009","unstructured":"Schliecker S, Negrean M, Ernst R (2009) Response time analysis on multicore ECUs with shared resources, IEEE Trans Industrial Inform 5(4):402\u2013413","journal-title":"IEEE Trans Industrial Inform"},{"key":"8_CR26","volume-title":"Timing implications of sharing resources in multicore real-time automotive systems","author":"M Negrean","year":"2010","unstructured":"Negrean M, Schliecker S, Ernst R (2010) Timing implications of sharing resources in multicore real-time automotive systems. In: SAE world congress. SAE International, Detroit, MI"},{"key":"8_CR27","unstructured":"Carpenter J, Funk S, Holman P, Srinivasan A, Anderson J, Baruah S (2003) A Categorization of Real-time Multiprocessor Scheduling Problems and Algorithms. In Handbook of Scheduling: Algorithms, Models, and Performance Analysis, Joseph Y-T Leung (ed). Chapman Hall\/ CRC Press. 2004."},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"Brandenburg B, John M, Aaron\u00a0Leontyev H, James H (2008) Real-time synchronization on multiprocessors: To block or not to block, to suspend or spin? Real-Time and Embedded Technology and Applications Symposium, RTAS\u201908. IEEE, pp 342\u2013353","DOI":"10.1109\/RTAS.2008.27"},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Andersson B, Jonsson J (2000) Fixed-priority preemptive multiprocessor scheduling: to partition or not to partition. Proceedings of the seventh international conference on real-time systems and applications (RTCSA\u201900), p. 337","DOI":"10.1109\/RTCSA.2000.896409"},{"key":"8_CR30","unstructured":"Baker T (2006) A comparison of global and partitioned EDF schedulability tests for multiprocessors. International Conference on Real-Time and Network Systems (RTSN), pp 119\u2013130"},{"key":"8_CR31","unstructured":"AUTOSAR GbR, \u201cAUTOSAR Release v4.0,\u201d http:\/\/www.autosar.org\/, January 2010"},{"key":"8_CR32","doi-asserted-by":"crossref","unstructured":"Rosen J, Andrei A, Eles P, Peng Z (2007) Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip, Real-Time Systems Symposium (RTSS 2007). 28th IEEE International, pp 49\u201360","DOI":"10.1109\/RTSS.2007.24"},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"Henriksson T, van\u00a0der Wolf P, Jantsch A, Bruce A (2007) Network calculus applied to verification of memory access performance in SoCs. Workshop on Embedded Systems for Real-Time Multimedia, 2007","DOI":"10.1109\/ESTMED.2007.4375796"},{"key":"8_CR34","doi-asserted-by":"crossref","unstructured":"Puaut I, Decotigny D (2002) Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In: Proceedings of the 23rd IEEE real-time systems symposium (RTSS). Citeseer, pp 114\u2013123, 2002","DOI":"10.1109\/REAL.2002.1181567"},{"issue":"3","key":"8_CR35","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1109\/TC.2009.156","volume":"59","author":"R Pellizzoni","year":"2010","unstructured":"Pellizzoni R, Caccamo M (2010) Impact of peripheral-processor interference on WCET analysis of real-time embedded systems, IEEE Trans Comput 59(3):400\u2013415","journal-title":"IEEE Trans Comput"},{"key":"8_CR36","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Proceedings of design, automation, and test in Europe (DATE), Dresden, Germany, March 2010","DOI":"10.1109\/DATE.2010.5456951"},{"key":"8_CR37","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4000-7","volume-title":"Synchronization in real-time systems: A priority inheritance approach","author":"R Rajkumar","year":"1991","unstructured":"Rajkumar R (1991) Synchronization in real-time systems: A priority inheritance approach. Kluwer, Norwell, MA"},{"key":"8_CR38","doi-asserted-by":"crossref","unstructured":"Devi U, Leontyev H, Anderson J (2006) Efficient synchronization under global edf scheduling on multiprocessors. Proceedings of the 18th euromicro conference on real-time systems, pp\u00a075\u201384, 2006","DOI":"10.1109\/ECRTS.2006.10"},{"key":"8_CR39","doi-asserted-by":"crossref","unstructured":"Schliecker S, Ivers M, Ernst R (2006) Integrated analysis of communicating tasks in MPSoCs. Proceedings of the 4th international conference on hardware\/software codesign and system synthesis (Codes-ISSS), pp 288\u2013293, 2006","DOI":"10.1145\/1176254.1176325"},{"key":"8_CR40","doi-asserted-by":"crossref","unstructured":"Schliecker S, Ivers M, Ernst R (2006) Memory access patterns for the analysis of MPSoCs, Circuits and systems, 2006 IEEE North-East Workshop on, pp 249\u2013252","DOI":"10.1109\/NEWCAS.2006.250943"},{"key":"8_CR41","first-page":"149","volume":"2000","author":"A M\u00fcnnich","year":"2000","unstructured":"M\u00fcnnich A, F\u00e4rber G (2000) Calculating worst-case execution times of transactions in databases for event-driven, hard real-time embedded systems. In: IDEAS, 2000, pp 149\u2013157","journal-title":"IDEAS"},{"key":"8_CR42","doi-asserted-by":"crossref","unstructured":"Stohr J, von Bulow A, Farber G (2005) Bounding worst-case access times in modern multiprocessor systems, pp 189\u2013198, July 2005","DOI":"10.1109\/ECRTS.2005.10"},{"key":"8_CR43","unstructured":"Segars S (1998) The ARM9 family-high performance microprocessors for embeddedapplications. Proceedings of the international conference on computer design: VLSI in computers and processors, ICCD\u201998, pp 230\u2013235, 1998"},{"issue":"3","key":"8_CR44","first-page":"6","volume":"6","author":"M Adiletta","year":"2002","unstructured":"Adiletta M, Rosenbluth M, Bernstein D, Wolrich G, Wilkinson H (2002) The next generation of Intel IXP Network Processors. Network Processors 6(3): 6\u201318","journal-title":"Network Processors"},{"key":"8_CR45","doi-asserted-by":"crossref","unstructured":"Perathoner S, Wandeler E, Thiele L, Hamann A, Schliecker S, Henia R, Racu R, Ernst R, Harbour MG (2007) Influence of different system abstractions on the performance analysis of distributed real-time systems. In Proceedings of the 7th ACM & IEEE international conference on Embedded software (EMSOFT \u201907). ACM, New York, NY, USA, pp. 193\u2013202","DOI":"10.1145\/1289927.1289959"},{"key":"8_CR46","doi-asserted-by":"crossref","unstructured":"Hendriks M, Verhoef M (2006) Timed automata based analysis of embedded system architectures. Workshop on Parallel and Distributed Real-Time Systems, 2006","DOI":"10.1109\/IPDPS.2006.1639422"},{"key":"8_CR47","doi-asserted-by":"crossref","unstructured":"Racu R, Hamann A, Ernst R, Richter K (2007) Automotive software integration. In: Proceedings of the 44th annual conference on design automation. ACM, New York, pp 545\u2013550","DOI":"10.1109\/DAC.2007.375224"},{"key":"8_CR48","doi-asserted-by":"crossref","unstructured":"K\u00fcnzli S, Hamann A, Ernst R, Thiele L (2007) Combined approach to system level performance analysis of embedded systems. Proceedings of the 5th IEEE\/ACM international conference on hardware\/software codesign and system synthesis, pp 63\u201368, 2007","DOI":"10.1145\/1289816.1289835"},{"key":"8_CR49","doi-asserted-by":"crossref","unstructured":"K\u00fcnzli S, Poletti F, Benini L, Thiele L (2006) Combining simulation and formal methods for system-level performance analysis. In: Proceedings of design, automation and test in Europe, 2006","DOI":"10.1109\/DATE.2006.244109"},{"key":"8_CR50","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Nicolescu G, Paulin P, Ernst R (2008) Reliable performance analysis of a multicore multithreaded system-on-chip. Proceedings of the 6th international conference on hardware\/software codesign and system synthesis (Codes-ISSS), 2008","DOI":"10.1145\/1450135.1450172"},{"key":"8_CR51","volume-title":"Formal methods for system level performance analysis and optimization","author":"S Schliecker","year":"2008","unstructured":"Schliecker S, Hamann A, Racu R, Ernst R (2008) Formal methods for system level performance analysis and optimization. In: Proceedings of the design verification conference (DVCON), San Jose, CA"},{"issue":"1\u20133","key":"8_CR52","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1007\/s11241-006-6884-x","volume":"33","author":"A Hamann","year":"2006","unstructured":"Hamann A, Jersak M, Richter K, Ernst R (2006) A framework for modular analysis and exploration of heterogeneous embedded systems. Real-Time Syst J 33(1-3):101\u2013137","journal-title":"Real-Time Syst J"},{"key":"8_CR53","volume-title":"(2006) A formal approach to robustness maximization of complex heterogeneous embedded systems","author":"A Hamann","year":"2006","unstructured":"Hamann A, Racu R, Ernst R (2006) A formal approach to robustness maximization of complex heterogeneous embedded systems. In: Proceedings of the IEEE\/ACM international conference on HW\/SW codesign and system synthesis (CODES-ISSS), Seoul, South Korea, October 2006"}],"container-title":["Advances in Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24349-3_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T00:00:32Z","timestamp":1742428832000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-24349-3_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,27]]},"ISBN":["9783642243486","9783642243493"],"references-count":53,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24349-3_8","relation":{},"subject":[],"published":{"date-parts":[[2011,10,27]]},"assertion":[{"value":"27 October 2011","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}