{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:19:54Z","timestamp":1725621594024},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642244025"},{"type":"electronic","value":"9783642244032"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24403-2_19","type":"book-chapter","created":{"date-parts":[[2011,10,17]],"date-time":"2011-10-17T07:56:27Z","timestamp":1318838187000},"page":"232-247","source":"Crossref","is-referenced-by-count":3,"title":["Power-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip"],"prefix":"10.1007","author":[{"given":"Xiaohang","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingtao","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael C.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"10","key":"19_CR1","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"V.F. Pavlidis","year":"2007","unstructured":"Pavlidis, V.F., Friedman, E.G.: 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integration Systems\u00a015(10), 1081\u20131090 (2007)","journal-title":"IEEE Trans. Very Large Scale Integration Systems"},{"issue":"6","key":"19_CR2","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"W.R. Davis","year":"2005","unstructured":"Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., Franzon, P.D.: Demystifying 3D ICs: the pros and cons of going vertical. IEEE Design and Test of Computers\u00a022(6), 498\u2013511 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"19_CR3","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1273440.1250680","volume":"35","author":"J. Kim","year":"2007","unstructured":"Kim, J., Nicopoulos, C., Park, D., Das, R., Xie, Y., Narayanan, V., Yousif, M.S., Das, C.R.: A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In: Int\u2019l Symp. Computer Architecture, vol.\u00a035, pp. 138\u2013149 (2007)","journal-title":"Int\u2019l Symp. Computer Architecture"},{"key":"19_CR4","first-page":"25","volume-title":"IEEE Int\u2019l SoC Conf","author":"C. Addo-Quaye","year":"2005","unstructured":"Addo-Quaye, C.: Thermal-aware mapping and placement for 3-D NoC designs. In: IEEE Int\u2019l SoC Conf., pp. 25\u201328 (2005)"},{"issue":"1","key":"19_CR5","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/TCAD.2009.2034348","volume":"29","author":"C.L. Chou","year":"2010","unstructured":"Chou, C.L., Marculescu, R.: Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a029(1), 78\u201391 (2010)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"19_CR6","doi-asserted-by":"publisher","first-page":"1866","DOI":"10.1109\/TCAD.2008.2003301","volume":"27","author":"C.L. Chou","year":"2008","unstructured":"Chou, C.L., Ogras, U.Y., Marculescu, R.: Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a027(10), 1866\u20131879 (2008)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"19_CR7","first-page":"75","volume-title":"Int\u2019l Conf. Parallel Processing","author":"H. Matsutani","year":"2007","unstructured":"Matsutani, H., Koibuchi, M., Amano, H.: Tightly-coupled multi-layer topologies for 3-D NoCs. In: Int\u2019l Conf. Parallel Processing, pp. 75\u201385 (2007)"},{"issue":"1","key":"19_CR8","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"B.S. Feero","year":"2009","unstructured":"Feero, B.S., Pande, P.P.: Networks-on-Chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Computers\u00a058(1), 32\u201345 (2009)","journal-title":"IEEE Trans. Computers"},{"key":"19_CR9","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1109\/ISCA.2008.13","volume-title":"Int\u2019l Symp. Computer Architecture","author":"D. Park","year":"2008","unstructured":"Park, D., Eachempati, S., Das, R., Mishra, A.K., Xie, Y., Vijaykrishnan, N., Das, C.R.: MIRA: a multi-layered on-chip interconnect router architecture. In: Int\u2019l Symp. Computer Architecture, pp. 251\u2013261 (2008)"},{"issue":"1","key":"19_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1736065.1736066","volume":"7","author":"X. Wang","year":"2009","unstructured":"Wang, X., Yang, M., Jiang, Y., Liu, P.: A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints. ACM Trans. Architecture and Code Optimization\u00a07(1), 1\u201331 (2009)","journal-title":"ACM Trans. Architecture and Code Optimization"},{"key":"19_CR11","doi-asserted-by":"publisher","first-page":"497","DOI":"10.2307\/1910129","volume":"28","author":"A.H. Land","year":"1960","unstructured":"Land, A.H., Doig, A.G.: An automatic method for solving discrete programming problems. Econometrica\u00a028, 497\u2013520 (1960)","journal-title":"Econometrica"},{"issue":"4","key":"19_CR12","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J. Hu","year":"2005","unstructured":"Hu, J., Marculescu, R.: Energy-and performance-aware mapping for regular NoC architectures. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a024(4), 551\u2013562 (2005)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"19_CR13","first-page":"185","volume-title":"Progress Embedded System Symp","author":"L.T. Smit","year":"2004","unstructured":"Smit, L.T., Smit, G.J.M., Hurink, J.L., Broersma, H., Paulusma, D., Wolkotte, P.T.: Run-time assignment of tasks to multiple heterogeneous processors. In: Progress Embedded System Symp., pp. 185\u2013192 (2004)"},{"key":"19_CR14","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/RSP.2007.26","volume-title":"IEEE\/IFIP Workshop Rapid System Prototyping","author":"E. Carvalho","year":"2007","unstructured":"Carvalho, E., Calazans, N., Moraes, F.: Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs. In: IEEE\/IFIP Workshop Rapid System Prototyping, pp. 34\u201340 (2007)"},{"issue":"7","key":"19_CR15","doi-asserted-by":"publisher","first-page":"712","DOI":"10.1109\/71.598346","volume":"8","author":"V. Lo","year":"1997","unstructured":"Lo, V., Windisch, K.J., Liu, W., Nitzberg, B.: Noncontiguous processor allocation algorithms for mesh-connected multicomputers. IEEE Trans. Parallel and Distributed Systems\u00a08(7), 712\u2013726 (1997)","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"19_CR16","unstructured":"TGFF: task graphs for free, \n                    \n                      http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/"},{"key":"19_CR17","volume-title":"Embedded system synthesis benchmarks suite(E3S)","author":"R. Dick","year":"2002","unstructured":"Dick, R.: Embedded system synthesis benchmarks suite(E3S) (2002), \n                    \n                      http:\/\/ziyang.eecs.umich.edu\/~dickrp\/e3s\/"},{"key":"19_CR18","unstructured":"Noxim, \n                    \n                      http:\/\/noxim.sourceforge.net\/"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24403-2_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T07:30:05Z","timestamp":1620027005000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24403-2_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642244025","9783642244032"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24403-2_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}