{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:58Z","timestamp":1747806778956,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642245497"},{"type":"electronic","value":"9783642245503"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24550-3_14","type":"book-chapter","created":{"date-parts":[[2011,10,8]],"date-time":"2011-10-08T02:56:37Z","timestamp":1318042597000},"page":"163-177","source":"Crossref","is-referenced-by-count":4,"title":["Fault-Tolerant Algorithms for Tick-Generation in Asynchronous Logic: Robust Pulse Generation"],"prefix":"10.1007","author":[{"given":"Danny","family":"Dolev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"F\u00fcgger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Lenzen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Schmid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Ben-Or, M., Dolev, D., Hoch, E.N.: Fast self-stabilizing byzantine tolerant digital clock synchronization. In: Proc. 27th symposium on Principles of Distributed Computing (PODC), pp. 385\u2013394 (2008)","DOI":"10.1145\/1400751.1400802"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Berman, A., Keidar, I.: Low-Overhead Error Detection for Networks-on-Chip. In: The 27th International Conference on Computer Design, ICCD (2009)","DOI":"10.1109\/ICCD.2009.5413150"},{"issue":"3","key":"14_CR3","first-page":"83","volume":"6","author":"R. Bhamidipati","year":"2002","unstructured":"Bhamidipati, R., Zaidi, A., Makineni, S., Low, K., Chen, R., Liu, K.Y., Dalgrehn, J.: Challenges and Methodologies for Implementing High-Performance Network Processors. Intel Technology Journal\u00a06(3), 83\u201392 (2002)","journal-title":"Intel Technology Journal"},{"key":"14_CR4","unstructured":"Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems. Ph.D. thesis, Stanford University (1984)"},{"issue":"4","key":"14_CR5","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C. Constantinescu","year":"2003","unstructured":"Constantinescu, C.: Trends and Challenges in VLSI Circuit Reliability. IEEE Micro\u00a023(4), 14\u201319 (2003)","journal-title":"IEEE Micro"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Daliot, A., Dolev, D.: Self-Stabilizing Byzantine Pulse Synchronization. CoRR abs\/cs\/0608092 (2006)","DOI":"10.1145\/1146381.1146405"},{"key":"14_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1007\/3-540-45032-7_3","volume-title":"Self-Stabilizing Systems","author":"A. Daliot","year":"2003","unstructured":"Daliot, A., Dolev, D., Parnas, H.: Self-Stabilizing Pulse Synchronization Inspired by Biological Pacemaker Networks. In: Huang, S.-T., Herman, T. (eds.) SSS 2003. LNCS, vol.\u00a02704, pp. 32\u201348. Springer, Heidelberg (2003)"},{"issue":"6","key":"14_CR8","doi-asserted-by":"publisher","first-page":"849","DOI":"10.1109\/4.766819","volume":"34","author":"C. Dike","year":"1999","unstructured":"Dike, C., Burton, E.: Miller and Noise Effects in a Synchronizing Flip-Flop. IEEE Journal of Solid-State Circuits SC\u00a034(6), 849\u2013855 (1999)","journal-title":"IEEE Journal of Solid-State Circuits SC"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Dolev, D., F\u00fcgger, M., Lenzen, C., Schmid, U.: Fault-tolerant Algorithms for Tick-Generation in Asynchronous Logic: Robust Pulse Generation. CoRR abs\/cs\/1105.4708 (2011)","DOI":"10.1007\/978-3-642-24550-3_14"},{"issue":"5","key":"14_CR10","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1145\/1017460.1017463","volume":"51","author":"S. Dolev","year":"2004","unstructured":"Dolev, S., Welch, J.L.: Self-stabilizing clock synchronization in the presence of byzantine faults. Journal of the ACM\u00a051(5), 780\u2013799 (2004)","journal-title":"Journal of the ACM"},{"issue":"5","key":"14_CR11","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1109\/5.929649","volume":"89","author":"E.G. Friedman","year":"2001","unstructured":"Friedman, E.G.: Clock Distribution Networks in Synchronous Digital Integrated Circuits. Proceedings of the IEEE\u00a089(5), 665\u2013692 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"14_CR12","first-page":"127","volume-title":"Proc. 15th Symposium on Asynchronous Circuits and Systems (ASYNC)","author":"G. Fuchs","year":"2009","unstructured":"Fuchs, G., F\u00fcgger, M., Steininger, A.: On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme. In: Proc. 15th Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 127\u2013136. Chapel Hill, N. Carolina (2009)"},{"key":"14_CR13","unstructured":"F\u00fcgger, M.: Analysis of On-Chip Fault-Tolerant Distributed Algorithms. Ph.D. thesis, Technische Universit\u00e4t Wien, Institut f\u00fcr Technische Informatik (2010)"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"F\u00fcgger, M., Dielacher, A., Schmid, U.: How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining. In: Proc. 8th European Dependable Computing Conference (EDCC), pp. 230\u2013239 (2010)","DOI":"10.1109\/EDCC.2010.35"},{"key":"14_CR15","unstructured":"F\u00fcgger, M., Schmid, U.: Reconciling Fault-Tolerant Distributed Computing and Systems-on-Chip. Research Report 13\/2010, Technische Universit\u00e4t Wien, Institut f\u00fcr Technische Informatik (2010)"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"F\u00fcgger, M., Schmid, U., Fuchs, G., Kempf, G.: Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip. In: Proc. 6th European Dependable Computing Conference (EDCC), pp. 87\u201396 (2006)","DOI":"10.1109\/EDCC.2006.11"},{"issue":"6","key":"14_CR17","doi-asserted-by":"publisher","first-page":"3466","DOI":"10.1109\/TNS.2006.886212","volume":"53","author":"M.J. Gadlage","year":"2006","unstructured":"Gadlage, M.J., Eaton, P.H., Benedetto, J.M., Carts, M., Zhu, V., Turflinger, T.L.: Digital Device Error Rate Trends in Advanced CMOS Technologies. IEEE Transactions on Nuclear Science\u00a053(6), 3466\u20133471 (2006)","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"14_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1007\/978-3-540-49823-0_25","volume-title":"Stabilization, Safety, and Security of Distributed Systems","author":"E. Hoch","year":"2006","unstructured":"Hoch, E., Dolev, D., Daliot, A.: Self-stabilizing Byzantine Digital Clock Synchronization. In: Datta, A.K., Gradinariu, M. (eds.) SSS 2006. LNCS, vol.\u00a04280, pp. 350\u2013362. Springer, Heidelberg (2006)"},{"key":"14_CR19","unstructured":"Internat. Technology Roadmap for Semiconductors (2007), \n                  \n                    http:\/\/www.itrs.net"},{"issue":"2","key":"14_CR20","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1109\/4.982426","volume":"37","author":"D.J. Kinniment","year":"2002","unstructured":"Kinniment, D.J., Bystrov, A., Yakovlev, A.V.: Synchronization Circuit Performance. IEEE Journal of Solid-State Circuits SC\u00a037(2), 202\u2013209 (2002)","journal-title":"IEEE Journal of Solid-State Circuits SC"},{"key":"14_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"411","DOI":"10.1007\/978-3-540-49823-0_29","volume-title":"Stabilization, Safety, and Security of Distributed Systems","author":"M. Malekpour","year":"2006","unstructured":"Malekpour, M.: A Byzantine-Fault Tolerant Self-stabilizing Protocol for Distributed Clock Synchronization Systems. In: Datta, A.K., Gradinariu, M. (eds.) SSS 2006. LNCS, vol.\u00a04280, pp. 411\u2013427. Springer, Heidelberg (2006)"},{"issue":"2","key":"14_CR22","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1109\/TC.1981.6312173","volume":"30","author":"L. Marino","year":"1981","unstructured":"Marino, L.: General Theory of Metastable Operation. IEEE Transactions on Computers C\u00a030(2), 107\u2013115 (1981)","journal-title":"IEEE Transactions on Computers C"},{"issue":"5","key":"14_CR23","doi-asserted-by":"publisher","first-page":"531","DOI":"10.1109\/TC.2004.1275295","volume":"53","author":"C. Metra","year":"2004","unstructured":"Metra, C., Francescantonio, S., Mak, T.: Implications of Clock Distribution Faults and Issues with Screening them During Manufacturing Testing. IEEE Transactions on Computers\u00a053(5), 531\u2013546 (2004)","journal-title":"IEEE Transactions on Computers"},{"key":"14_CR24","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1145\/322186.322188","volume":"27","author":"M. Pease","year":"1980","unstructured":"Pease, M., Shostak, R., Lamport, L.: Reaching Agreement in the Presence of Faults. Journal of the ACM\u00a027, 228\u2013234 (1980)","journal-title":"Journal of the ACM"},{"key":"14_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"578","DOI":"10.1007\/978-3-642-05118-0_40","volume-title":"Stabilization, Safety, and Security of Distributed Systems","author":"T. Polzer","year":"2009","unstructured":"Polzer, T., Handl, T., Steininger, A.: A Metastability-Free Multi-synchronous Communication Scheme for SoCs. In: Guerraoui, R., Petit, F. (eds.) SSS 2009. LNCS, vol.\u00a05873, pp. 578\u2013592. Springer, Heidelberg (2009)"},{"issue":"9","key":"14_CR26","doi-asserted-by":"publisher","first-page":"1015","DOI":"10.1109\/4.406400","volume":"30","author":"C.L. Portmann","year":"1995","unstructured":"Portmann, C.L., Meng, T.H.Y.: Supply Noise and CMOS Synchronization Errors. IEEE Journal of Solid-State Circuits SC\u00a030(9), 1015\u20131017 (1995)","journal-title":"IEEE Journal of Solid-State Circuits SC"},{"issue":"5","key":"14_CR27","doi-asserted-by":"publisher","first-page":"792","DOI":"10.1109\/4.918917","volume":"36","author":"P.J. Restle","year":"2001","unstructured":"Restle, P.J., et al.: A Clock Distribution Network for Microprocessors. IEEE Journal of Solid-State Circuits\u00a036(5), 792\u2013799 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"14_CR28","unstructured":"Semiat, Y., Ginosar, R.: Timing Measurements of Synchronization Circuits. In: Proc. 9th Symposium on Asynchronous Circuits and Systems, ASYNC (2003)"},{"issue":"3","key":"14_CR29","doi-asserted-by":"publisher","first-page":"626","DOI":"10.1145\/28869.28876","volume":"34","author":"T.K. Srikanth","year":"1987","unstructured":"Srikanth, T.K., Toueg, S.: Optimal Clock Synchronization. Journal of the ACM\u00a034(3), 626\u2013645 (1987)","journal-title":"Journal of the ACM"},{"issue":"2","key":"14_CR30","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/JSSC.2005.863149","volume":"41","author":"K. Sundaresan","year":"2006","unstructured":"Sundaresan, K., Allen, P., Ayazi, F.: Process and temperature compensation in a 7-MHz CMOS clock oscillator. IEEE J. Solid-State Circuits\u00a041(2), 433\u2013442 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"14_CR31","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/MDT.2007.151","volume":"24","author":"P. Teehan","year":"2007","unstructured":"Teehan, P., Greenstreet, M., Lemieux, G.: A Survey and Taxonomy of GALS Design Styles. IEEE Design and Test of Computers\u00a024(5), 418\u2013428 (2007)","journal-title":"IEEE Design and Test of Computers"},{"issue":"1","key":"14_CR32","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/s00446-009-0080-x","volume":"22","author":"J. Widder","year":"2009","unstructured":"Widder, J., Schmid, U.: The Theta-Model: Achieving Synchrony without Clocks. Distributed Computing\u00a022(1), 29\u201347 (2009)","journal-title":"Distributed Computing"}],"container-title":["Lecture Notes in Computer Science","Stabilization, Safety, and Security of Distributed Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24550-3_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T11:34:59Z","timestamp":1578483299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24550-3_14"}},"subtitle":["[Extended Abstract]"],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642245497","9783642245503"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24550-3_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}