{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T01:40:24Z","timestamp":1741916424362,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642245671"},{"type":"electronic","value":"9783642245688"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24568-8_13","type":"book-chapter","created":{"date-parts":[[2011,11,14]],"date-time":"2011-11-14T01:01:10Z","timestamp":1321232470000},"page":"254-273","source":"Crossref","is-referenced-by-count":0,"title":["Software Transactional Memory Validation \u2013 Time and Space Considerations"],"prefix":"10.1007","author":[{"given":"Adam","family":"Welc","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bratin","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Adl-Tabatabai, A.-R., Lewis, B.T., Menon, V., Murphy, B.R., Saha, B., Shpeisman, T.: Compiler and runtime support for efficient software transactional memory. In: PLDI 2006 (2006)","DOI":"10.1145\/1133981.1133985"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: HPCA 2005 (2005)","DOI":"10.1109\/HPCA.2005.41"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: ASPLOS 2006 (2006)","DOI":"10.1145\/1168857.1168900"},{"key":"13_CR4","volume-title":"Data Management Systems","author":"J. Gray","year":"1993","unstructured":"Gray, J., Reuter, A.: Transaction Processing: Concepts and Techniques. In: Data Management Systems. Morgan Kaufmann, San Francisco (1993)"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Harris, T., Fraser, K.: Language support for lightweight transactions. In: OOPSLA 2003 (2003)","DOI":"10.1145\/949305.949340"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Harris, T., Marlow, S., Peyton-Jones, S., Herlihy, M.: Composable memory transactions. In: PPoPP 2005 (2005)","DOI":"10.1145\/1065944.1065952"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Harris, T., Plesko, M., Shinnar, A., Tarditi, D.: Optimizing memory transactions. In: PLDI 2006 (2006)","DOI":"10.1145\/1133981.1133984"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: PODC 2003 (2003)","DOI":"10.1145\/872035.872048"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. In: ISCA 1993 (1993)","DOI":"10.1145\/165123.165164"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez, J.F., Torrellas, J.: Speculative synchronization: Applying thread-level speculation to explicitly parallel applications. In: ASPLOS 2003 (2003)","DOI":"10.1145\/605397.605400"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.R.: Transactional lock-free execution of lock-based programs. In: ASPLOS 2002 (2002)","DOI":"10.1145\/605397.605399"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Herlihy, M., Lai, K.: Virtualizing transactional memory. In: ISCA 2005 (2005)","DOI":"10.1109\/ISCA.2005.54"},{"key":"13_CR13","unstructured":"Saha, B., Adl-Tabatabai, A.-R., Hudson, R.L., Minh, C.C., Hertzberg, B.: A high performance software transactional memory system for a multi-core runtime. In: PPoPP 2006 (2006)"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A.-R., Jacobson, Q.: Architectural support for software transactional memory. In: MICRO 2006 (2006)","DOI":"10.1109\/MICRO.2006.9"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software transactional memory. In: PODC 1995 (1995)","DOI":"10.1145\/224964.224987"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Welc, A., Hosking, A.L., Jagannathan, S.: Transparently reconciling transactions with locking for Java synchronization. In: Bateni, M. (ed.) ECOOP 2007. LNCS, vol.\u00a04609. Springer, Heidelberg (2007)","DOI":"10.1007\/11785477_8"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers IV"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24568-8_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T01:21:31Z","timestamp":1741915291000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24568-8_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642245671","9783642245688"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24568-8_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}