{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T04:28:16Z","timestamp":1741926496716,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":109,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642245671"},{"type":"electronic","value":"9783642245688"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24568-8_16","type":"book-chapter","created":{"date-parts":[[2011,11,14]],"date-time":"2011-11-14T01:01:10Z","timestamp":1321232470000},"page":"311-333","source":"Crossref","is-referenced-by-count":5,"title":["On Two-Layer Brain-Inspired Hierarchical Topologies \u2013 A Rent\u2019s Rule Approach \u2013"],"prefix":"10.1007","author":[{"given":"Valeriu","family":"Beiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basheer A. M.","family":"Madappuram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter M.","family":"Kelly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liam J.","family":"McDaid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"International Technology Roadmap for Semiconductors (ITRS), 2007 Edition and 2008 Upadate, SEMATECH, Austin, TX, USA (2009), http:\/\/public.itrs.net\/"},{"key":"16_CR2","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1007\/s11051-006-9123-4","volume":"8","author":"R.K. Cavin","year":"2006","unstructured":"Cavin, R.K., Zhirnov, V.V., Herr, D.C., Avila, A., Hutchby, J.: Research directions and challenges in nanoelectronics. J. Nanoparticle Res.\u00a08, 841\u2013858 (2006)","journal-title":"J. Nanoparticle Res."},{"key":"16_CR3","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MSPEC.2009.4734310","volume":"46","author":"B. Santo","year":"2009","unstructured":"Santo, B., Adee, S.: Multicore made simple. IEEE Spectrum\u00a046, 32\u201336 (2009)","journal-title":"IEEE Spectrum"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Ye, T.T., De Micheli, G.: Physical planning for on-chip multiprocessor networks and switching fabrics. In: Proc. Intl. Conf. Appl.-Specific Syst. Arch. & Proc. (ASAP 2003), Hague, The Netherlands, June 24-26, pp. 97\u2013107 (2003)","DOI":"10.1109\/ASAP.2003.1212833"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Beiu, V., R\u00fcckert, U., Roy, S., Nyathi, J.: On nanoelectronic architectural challenges and solutions. In: Proc. Intl. Conf. Nanotech. (IEEE-NANO 2004), Munich, Germany, August 17-19, pp. 628\u2013631 (2004)","DOI":"10.1109\/NANO.2004.1392441"},{"key":"16_CR6","unstructured":"Reed, D.: Multicore: Let\u2019s not focus on the present. Proc. Intl. Super Comp. Conf. (SC 2007), Reno, NV, USA, November 10-16 (2007), http:\/\/gamma.cs.unc.edu\/SC2007\/DanReedSlides.pdf"},{"key":"16_CR7","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1145\/1562764.1562783","volume":"52","author":"K. Asanovic","year":"2009","unstructured":"Asanovic, K., Bodik, R., Demmel, J., Keaveny, T., Keutzer, K., Kubiatowicz, J., Morgan, N., Patterson, D., Sen, K., Wawrzynek, J., Wessel, D., Yelick, K.: A view of the parallel computing landscape. Comm. ACM\u00a052, 56\u201367 (2009)","journal-title":"Comm. ACM"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Kolodny, A.: Networks on Chip \u2013 Keeping up with Rent\u2019s rule and Moore\u2019s law. In: Proc. Intl. Workshop Syst.-Level Intercon. Predict (SLIP 2007), Austin, TX, USA, March 17-18, p. 55 (2007), http:\/\/www.sliponline.org\/SLIP07\/presentations\/4A_Kolodny.pdf","DOI":"10.1145\/1231956.1231968"},{"key":"16_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1188275.1188283","volume":"12","author":"H.G. Lee","year":"2007","unstructured":"Lee, H.G., Chang, N., Ogras, U.Y., Marculescu, R.: On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans. Design Autom. Electr. Syst.\u00a012, art. 23, 1\u201320 (2007)","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"16_CR10","doi-asserted-by":"publisher","first-page":"617","DOI":"10.1371\/journal.pcbi.0010078","volume":"1","author":"Q. Wen","year":"2005","unstructured":"Wen, Q., Chklovskii, D.B.: Segregation of the brain into gray and white matter: A design minimizing conduction delays. PLoS Comp. Biol.\u00a01, 617\u2013630 (2005)","journal-title":"PLoS Comp. Biol."},{"key":"16_CR11","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1002\/cne.21974","volume":"513","author":"F.A.C. Azevedo","year":"2009","unstructured":"Azevedo, F.A.C., Carvalho, L.R.B., Grinberg, L.T., Farfel, J.M., Ferretti, R.E.L., Leite, R.E.P., Jacob Filho, W., Lent, R., Herculano-Houzel, S.: Equal numbers of neuronal and nonneuronal cells make the human brain an isometrically scaled-up primate brain. J. Comp. Neurol.\u00a0513, 532\u2013541 (2009)","journal-title":"J. Comp. Neurol."},{"key":"16_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11682127_1","volume-title":"Architecture of Computing Systems - ARCS 2006","author":"L. J\u00f3\u017awiak","year":"2006","unstructured":"J\u00f3\u017awiak, L.: Life-inspired systems and their quality-driven design (keynote paper). In: Grass, W., Sick, B., Waldschmidt, K. (eds.) ARCS 2006. LNCS, vol.\u00a03894, pp. 1\u201316. Springer, Heidelberg (2006)"},{"key":"16_CR13","unstructured":"Wyss Institute for Biologically Inspired Engineering, http:\/\/wyss.harvard.edu\/"},{"key":"16_CR14","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1364\/OL.14.000146","volume":"14","author":"D.A.B. Miller","year":"1989","unstructured":"Miller, D.A.B.: Optical for low-energy communication inside digital processors: Quantum detectors, sources, and modulators as efficient impedance converters. Optics Lett.\u00a014, 146\u2013148 (1989)","journal-title":"Optics Lett."},{"key":"16_CR15","unstructured":"Yablonovitch, E.: The impedance-matching predicament: A hurdle in the race toward nano-electronics. In: Center for NanoScience (CeNS) Workshop: Emerging Nanosystems \u2013 From Quantum Manipulations to Nanobiomachines, Venice, Italy, p. 20 (September 2006), http:\/\/www.cens.de\/uploads\/media\/CeNS_proceedings06.pdf"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Sakurai, T.: Design challenges for 0.1\u03bcm and beyond. In: Proc. Asia & South Pacific Design Autom. Conf. (ASP-DAC 2000), Tokyo, Japan, pp. 553\u2013558 (January 2000)","DOI":"10.1145\/368434.368787"},{"key":"16_CR17","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/5.915376","volume":"89","author":"J.A. Davis","year":"2001","unstructured":"Davis, J.A., Venkatesan, R., Kaloyeros, A., Beylansky, M., Souri, S.J., Banerjee, K., Saraswat, K.C., Rahman, A., Reif, R., Meindl, J.D.: Interconnect limits on gigascale integration (GSI) in the 21st century. Proc. IEEE\u00a089, 305\u2013324 (2001)","journal-title":"Proc. IEEE"},{"key":"16_CR18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0461-0","volume-title":"Interconnect Technology and Design for Gigascale Integration","author":"J.A. Davis","year":"2003","unstructured":"Davis, J.A., Meindl, J.: Interconnect Technology and Design for Gigascale Integration. Kluwer, Dordrecht (2003)"},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"Magen, N., Kolodny, A., Weiser, U., Shamir, N.: Interconnect-power dissipation in a microprocessor. In: Proc. Intl. Workshop Syst.-Level Intercon. Predict. (SLIP 2004), Paris, France, pp. 7\u201313 (February 2004)","DOI":"10.1145\/966747.966750"},{"key":"16_CR20","unstructured":"Intel, Intel demonstrates industry\u2019s first 32nm chip and next-generation Nehalem microprocessor architecture, September 18 (2007), http:\/\/www.intel.com\/pressroom\/archive\/releases\/2007\/20070918corp_a.htm"},{"key":"16_CR21","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MCISE.2003.1166548","volume":"5","author":"J.D. Meindl","year":"2003","unstructured":"Meindl, J.D.: Beyond Moore\u2019s law: The interconnect era. Comp. in Sci. & Eng.\u00a05, 20\u201324 (2003)","journal-title":"Comp. in Sci. & Eng."},{"key":"16_CR22","unstructured":"Dally, W.J.: The end of denial architecture and the rise of throughput computing. In: Intl. Symp. Asynch. Circ & Syst. (ASYNC 2009), Chapel Hill, NC, USA, May 17-20 (2009), http:\/\/asyncsymposium.org\/async2009\/slides\/dally-async2009.pdf , Also presented at HiPC 2009 and DAC 2009, http:\/\/videos.dac.com\/46th\/wedkey\/dally.html"},{"key":"16_CR23","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/TR.2005.863791","volume":"55","author":"W. Kuo","year":"2006","unstructured":"Kuo, W.: Challenges related to reliability in nano electronics. IEEE Trans. Reliab.\u00a055, 569\u2013570 (2006)","journal-title":"IEEE Trans. Reliab."},{"key":"16_CR24","first-page":"12","volume-title":"Handbook of Nano and Molecular Electronics","author":"V. Beiu","year":"2007","unstructured":"Beiu, V., Ibrahim, W.: On computing nano-architectures using unreliable nano-devices. In: Lyshevski, S.E. (ed.) Handbook of Nano and Molecular Electronics, ch. 12, pp. 12.1\u201349. Taylor & Francis, London (2007)"},{"key":"16_CR25","unstructured":"Heins, M.: In the eye of the DFM\/DFY storm. EE Times, May 25 (2007), http:\/\/www.eetimes.com\/showArticle.jhtml?articleID=199702741"},{"key":"16_CR26","doi-asserted-by":"crossref","unstructured":"McKee, S.A. (ed.): Special Issue on Reliable Computing. ACM J. Emerg. Tech. Comp. Syst.\u00a03 (July 2007)","DOI":"10.1145\/1265949.1265950"},{"key":"16_CR27","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1109\/TR.2007.903188","volume":"56","author":"S.-L. Jeng","year":"2007","unstructured":"Jeng, S.-L., Lu, J.-C., Wang, K.: A review of reliability research on nanotechnology. IEEE Trans. Reliab.\u00a056, 401\u2013410 (2007)","journal-title":"IEEE Trans. Reliab."},{"key":"16_CR28","doi-asserted-by":"crossref","unstructured":"Lau, C., Orailoglu, A., Roy, K. (eds.): Special Issue on Nano-electronic Circuits and Nano-architectures. IEEE Trans. Circ. & Syst. I\u00a054 (November 2007)","DOI":"10.1109\/TCSI.2007.909262"},{"key":"16_CR29","doi-asserted-by":"crossref","unstructured":"Beiu, V., Ibrahim, W., Makki, R.Z.: On wires driven by a few electrons. In: Proc. Intl. Northeast Workshop Circ. & Syst. (NEWCAS 2009), Toulouse, France, June 28-July 1, pp. 1\u20134 (2009); art. 5290448","DOI":"10.1109\/NEWCAS.2009.5290455"},{"key":"16_CR30","unstructured":"Beiu, V., Ibrahim, W.: On CMOS circuit reliability from the MOSFETs and the input vectors. In: Proc. Intl. Conf. Dependable Syst. & Nets. (DSN 2009), Estoril, Lisbon, Portugal, June 29-July 2 (2009) (in press), http:\/\/spiderman-2.laas.fr\/WDSN09\/WDSN09_files\/Texts\/WDSN09-2-2-Beiu.pdf"},{"key":"16_CR31","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/T-C.1971.223159","volume":"C-20","author":"B.S. Landman","year":"1971","unstructured":"Landman, B.S., Russo, R.L.: On a pin versus block relationship for partitions of logic graphs. IEEE Trans. Comp.\u00a0C-20, 1469\u20131479 (1971)","journal-title":"IEEE Trans. Comp."},{"key":"16_CR32","unstructured":"Rent, E.F.: Microminiature packaging\u2014Logic block to pin ratio. IBM Memoranda, November 28-December 12 (1960) (see also [34])"},{"key":"16_CR33","doi-asserted-by":"publisher","first-page":"1330","DOI":"10.1109\/TVLSI.2004.837990","volume":"12","author":"M.Y. Lanzerotti","year":"2004","unstructured":"Lanzerotti, M.Y., Fiorenza, G., Rand, R.A.: Interpretation of Rent\u2019s rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models. IEEE Trans. VLSI Syst.\u00a012, 1330\u20131347 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR34","doi-asserted-by":"publisher","first-page":"777","DOI":"10.1147\/rd.494.0777","volume":"49","author":"M.Y. Lanzerotti","year":"2005","unstructured":"Lanzerotti, M.Y., Fiorenza, G., Rand, R.A.: Microminiature packaging and integrated circuitry: The work of E. F. Rent, with an application to on-chip interconnection. IBM J. R&D\u00a049, 777\u2013803 (2005),","journal-title":"IBM J. R&D"},{"key":"16_CR35","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1109\/TCS.1979.1084635","volume":"26","author":"W.E. Donath","year":"1979","unstructured":"Donath, W.E.: Placement and average interconnection lengths of computer logic. IEEE Trans. Circ. & Syst.\u00a026, 272\u2013277 (1979)","journal-title":"IEEE Trans. Circ. & Syst."},{"key":"16_CR36","volume-title":"Circuits, Interconnections, and Packaging for VLSI","author":"H.B. Bakoglu","year":"1990","unstructured":"Bakoglu, H.B.: Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, Reading (1990)"},{"key":"16_CR37","doi-asserted-by":"publisher","first-page":"580","DOI":"10.1109\/16.661219","volume":"45","author":"J.A. Davis","year":"1998","unstructured":"Davis, J.A., De, V.H., Meindl, J.D.: A stochastic wire-length distribution for gigascale integration (GSI)\u2014Part I: Derivation and validation. IEEE Trans. Electr. Dev.\u00a045, 580\u2013589 (1998)","journal-title":"IEEE Trans. Electr. Dev."},{"key":"16_CR38","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1109\/16.661220","volume":"45","author":"J.A. Davis","year":"1998","unstructured":"Davis, J.A., De, V.H., Meindl, J.D.: A stochastic wire-length distribution for gigascale integration (GSI)\u2014Part II: Applications to clock frequency, power dissipation, and chip size estimation. IEEE Trans. Electr. Dev.\u00a045, 590\u2013597 (1998)","journal-title":"IEEE Trans. Electr. Dev."},{"key":"16_CR39","doi-asserted-by":"publisher","first-page":"639","DOI":"10.1109\/92.902258","volume":"8","author":"P. Christie","year":"2000","unstructured":"Christie, P., Stroobandt, D.: The interpretation and application of Rent\u2019s rule. IEEE Trans. VLSI Syst.\u00a08, 639\u2013648 (2000)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR40","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/TVLSI.2004.825851","volume":"12","author":"J. Dambre","year":"2004","unstructured":"Dambre, J., Stroobandt, D., Campenhout, J.V.: Toward the accurate prediction of placement wire length distributions in VLSI circuits. IEEE Trans. VLSI Syst.\u00a012, 339\u2013348 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR41","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/TVLSI.2004.825833","volume":"12","author":"S. Das","year":"2004","unstructured":"Das, S., Chandrakasan, A.P., Reif, R.: Calibration of Rent\u2019s rule models for three-dimensional integrated circuits. IEEE Trans. VLSI Syst.\u00a012, 359\u2013366 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR42","doi-asserted-by":"crossref","unstructured":"Lanzerotti, M.Y., Fiorenza, G., Rand, R.A.: Predicting interconnect requirements in ultra-large-scale integrated control logic circuitry. In: Proc. Intl. Workshop Syst. Level Interconn. Predict. (SLIP 2005), San Francisco, CA, USA, pp. 43\u201350 (April 2005)","DOI":"10.1145\/1053355.1053366"},{"key":"16_CR43","doi-asserted-by":"crossref","unstructured":"Otten, R.H.J.M., Stravers, P.: Challenges in physical chip design. In: Proc. Intl. Conf. Comp. Aided Design (ICCAD 2000), San Jose, CA, USA, pp. 84\u201391 (November 2000)","DOI":"10.1109\/ICCAD.2000.896455"},{"key":"16_CR44","doi-asserted-by":"crossref","unstructured":"DeHon, A.: Rent\u2019s rule based switching requirements. In: Proc. Syst.-Level Intercon. Predict. Workshop (SLIP 2001), Sonoma, CA, USA, pp. 197\u2013204 (March 2001)","DOI":"10.1145\/368640.368870"},{"key":"16_CR45","doi-asserted-by":"publisher","first-page":"1051","DOI":"10.1109\/TVLSI.2004.834237","volume":"12","author":"A. DeHon","year":"2004","unstructured":"DeHon, A.: Unifying mesh- and tree-based programmable interconnect. IEEE Trans. VLSI Syst.\u00a012, 1051\u20131065 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR46","doi-asserted-by":"crossref","unstructured":"Kumar, A., Tiwari, S.: Testing and defect tolerance: A Rent\u2019s rule based analysis and implications on nanoelectronics. In: Proc. Intl. Symp. Defect & Fault Tolerance VLSI Syst. (DFT 2004), Ithaca, NY, USA, pp. 280\u2013288 (October 2004)","DOI":"10.1109\/DFTVS.2004.1347850"},{"key":"16_CR47","doi-asserted-by":"crossref","unstructured":"Tiwari, S., Kumar, A., Liu, C.C., Lin, H., Kim, S.K., Silva, H.: Electronics at nanoscale: Fundamental and practical challenges, and emerging directions. In: Proc. Conf. Emerg. Tech. \u2013 Nanoelectr. (NanoSingapore 2006), Singapore, pp. 481\u2013486 (January 2006)","DOI":"10.1109\/NANOEL.2006.1609776"},{"key":"16_CR48","doi-asserted-by":"crossref","unstructured":"Lanzerotti, M.Y., Fiorenza, G., Rand, R.A.: Impact of interconnect length changes on effective materials properties (dielectric constant). In: Austin, T.X. (ed.) Proc. Intl. Workshop Syst. Level Interconn. Predict. (SLIP 2007), Austin, TX, USA, pp. 73\u201380 (March 2007)","DOI":"10.1145\/1231956.1231972"},{"key":"16_CR49","doi-asserted-by":"crossref","unstructured":"Zarkesh-Ha, P., Davis, J.A., Loh, W., Meindl, J.D.: On a pin versus gate relationship for heterogeneous systems: Heterogeneous Rent\u2019s rule. In: Proc. Intl. Custom Integr. Circ. Conf. (CICC 1998), Santa Clara, CA, USA, May 11-14, pp. 93\u201396 (1998)","DOI":"10.1109\/CICC.1998.694914"},{"key":"16_CR50","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1109\/TVLSI.2004.825835","volume":"4","author":"J.W. Joyner","year":"2004","unstructured":"Joyner, J.W., Zarkesh-Ha, P., Meindl, J.D.: Global interconnect design in a three-dimensional system-on-a-chip. IEEE Trans. VLSI Syst.\u00a04, 367\u2013372 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR51","volume-title":"Principles and Practices of Interconnection Networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towels, B.: Principles and Practices of Interconnection Networks. Elsevier\/ Morgan Kaufmann, San Mateo, CA, USA (2004)"},{"key":"16_CR52","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1145\/358645.358660","volume":"24","author":"F.P. Preparata","year":"1981","unstructured":"Preparata, F.P., Vuillemin, J.: The cube-connected cycles: A versatile network for parallel computation. Comm. ACM\u00a024, 300\u2013309 (1981)","journal-title":"Comm. ACM"},{"key":"16_CR53","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/TC.1981.1675774","volume":"30","author":"L.D. Wittie","year":"1981","unstructured":"Wittie, L.D.: Communication structures for large networks of microcomputers. IEEE Trans. Comp.\u00a030, 264\u2013273 (1981)","journal-title":"IEEE Trans. Comp."},{"key":"16_CR54","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TC.1985.6312192","volume":"34","author":"C.E. Leiserson","year":"1985","unstructured":"Leiserson, C.E.: Fat-trees: Universal networks for hardware-efficient supercomputing. IEEE Trans. Comp.\u00a034, 892\u2013901 (1985)","journal-title":"IEEE Trans. Comp."},{"key":"16_CR55","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1006\/jpdc.1995.1043","volume":"26","author":"T. Szymanski","year":"1995","unstructured":"Szymanski, T.: Hypermeshes optical interconnection networks for parallel computing. J. Par. & Distrib. Comp.\u00a026, 1\u201323 (1995)","journal-title":"J. Par. & Distrib. Comp."},{"key":"16_CR56","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1109\/TC.1984.1676437","volume":"33","author":"L.N. Bhuyan","year":"1984","unstructured":"Bhuyan, L.N., Agrawal, D.P.: Generalized hypercube and hyperbus structures for a computer network. IEEE Trans. Comp.\u00a033, 323\u2013333 (1984)","journal-title":"IEEE Trans. Comp."},{"key":"16_CR57","first-page":"427","volume":"6","author":"K. Ghose","year":"1995","unstructured":"Ghose, K., Desai, K.R.: Hierarchical cubic networks. IEEE Trans. Comp.\u00a06, 427\u2013435 (1995)","journal-title":"IEEE Trans. Comp."},{"key":"16_CR58","doi-asserted-by":"publisher","first-page":"962","DOI":"10.1109\/71.243525","volume":"4","author":"E. Ganesan","year":"1993","unstructured":"Ganesan, E., Pradhan, D.K.: The hyper-deBruijn networks: Scalable versatile architecture. IEEE Trans. Par. & Distrib. Syst.\u00a04, 962\u2013978 (1993)","journal-title":"IEEE Trans. Par. & Distrib. Syst."},{"key":"16_CR59","doi-asserted-by":"publisher","first-page":"867","DOI":"10.1109\/12.2234","volume":"37","author":"Y. Saad","year":"1988","unstructured":"Saad, Y., Schultz, M.H.: Topological properties of hypercubes. IEEE Trans. Comp.\u00a037, 867\u2013872 (1988)","journal-title":"IEEE Trans. Comp."},{"key":"16_CR60","doi-asserted-by":"publisher","first-page":"7588","DOI":"10.1364\/AO.33.007588","volume":"33","author":"A. Louri","year":"1994","unstructured":"Louri, A., Sung, H.: A scalable optical hypercube-based interconnection network for massively parallel computing. Appl. Optics\u00a033, 7588\u20137598 (1994)","journal-title":"Appl. Optics"},{"key":"16_CR61","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1109\/71.485505","volume":"7","author":"S. Ohring","year":"1996","unstructured":"Ohring, S., Das, S.K.: Folded Petersen cube networks: New competitors for the hypercubes. IEEE Trans. Par. & Distrib. Syst.\u00a07, 151\u2013168 (1996)","journal-title":"IEEE Trans. Par. & Distrib. Syst."},{"key":"16_CR62","doi-asserted-by":"publisher","first-page":"1419","DOI":"10.1109\/TVLSI.2008.2003999","volume":"17","author":"A.O. Balkan","year":"2009","unstructured":"Balkan, A.O., Qu, G., Vishkin, U.: Mesh-of-trees and alternative interconnection networks for single-chip parallelism. IEEE Trans. VLSI Syst.\u00a017, 1419\u20131432 (2009)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"16_CR63","doi-asserted-by":"publisher","first-page":"1870","DOI":"10.1126\/science.1089662","volume":"301","author":"S.B. Laughlin","year":"2003","unstructured":"Laughlin, S.B., Sejnowski, T.J.: Communication in neural networks. Science\u00a0301, 1870\u20131874 (2003)","journal-title":"Science"},{"key":"16_CR64","doi-asserted-by":"publisher","first-page":"5621","DOI":"10.1073\/pnas.090504197","volume":"97","author":"K. Zhang","year":"2000","unstructured":"Zhang, K., Sejnowski, T.J.: A universal scaling law between gray matter and white matter of cerebral cortex. Proc. Natl. Acad. Sci. USA\u00a097, 5621\u20135626 (2000)","journal-title":"Proc. Natl. Acad. Sci. USA"},{"key":"16_CR65","unstructured":"Beiu, V., Amer, H., McGinnity, M.: On global communications for nano-architectures \u2013 Brain versus Rent\u2019s rule. In: Proc. Conf. Design Circ. & ICs (DCIS 2007), Seville, Spain, pp. 305\u2013310 (November 2007)"},{"key":"16_CR66","unstructured":"Hammerstrom, D.: Biologically inspired nanoarchitectures. In: Computer-Aided Network Design Workshop (CAND 2007), Long Beach, CA, USA (September 2007)"},{"issue":"7","key":"16_CR67","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1088\/0031-9155\/52\/7\/R02","volume":"52","author":"D. Bihan Le","year":"2007","unstructured":"Le Bihan, D.: The \u2018wet mind\u2019: Water and functional neuroimaging (introductory review). Phys. Med. and Biol.\u00a052(7), R57\u2013R90 (2007)","journal-title":"Phys. Med. and Biol."},{"key":"16_CR68","doi-asserted-by":"crossref","unstructured":"Jirsa, V.K., McIntosh, A.R. (eds.): Handbook of Brain Connectivity. Springer: Complexity (Understanding Complex Systems), Berlin (2007)","DOI":"10.1007\/978-3-540-71512-2"},{"key":"16_CR69","doi-asserted-by":"publisher","first-page":"8263","DOI":"10.1073\/pnas.0600644103","volume":"103","author":"D. Bihan Le","year":"2006","unstructured":"Le Bihan, D., Urayama, S., Aso, T., Hanakawa, T., Fukuyama, H.: Direct and fast detection of neuronal activation in the human brain with diffusion MRI. Proc. Natl. Acad. Sci. USA\u00a0103, 8263\u20138268 (2006)","journal-title":"Proc. Natl. Acad. Sci. USA"},{"key":"16_CR70","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1523\/JNEUROSCI.3874-05.2006","volume":"26","author":"S. Achard","year":"2006","unstructured":"Achard, S., Salvador, R., Whitcher, B., Suckling, J., Bullmore, E.: A resilient, low-frequency, small-world human brain functional network with highly connected association cortical hubs. J. Neurosci.\u00a026, 63\u201372 (2006)","journal-title":"J. Neurosci."},{"key":"16_CR71","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1371\/journal.pcbi.0030017","volume":"3","author":"S. Achard","year":"2007","unstructured":"Achard, S., Bullmore, E.: Efficiency and cost of economical brain functional networks. PLoS Comput. Biol.\u00a03, 174\u2013183 (2007)","journal-title":"PLoS Comput. Biol."},{"key":"16_CR72","first-page":"479","volume":"64","author":"K.D. Merboldt","year":"1985","unstructured":"Merboldt, K.D., Hanckie, W., Frahm, J.: Self-diffusion NMR imaging using stimulated echoes. J. Magnetic Resonance\u00a064, 479\u2013486 (1985)","journal-title":"J. Magnetic Resonance"},{"key":"16_CR73","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1007\/3-540-45786-0_57","volume-title":"Medical Image Computing and Computer-Assisted Intervention - MICCAI 2002","author":"L. O\u2019Donnell","year":"2002","unstructured":"O\u2019Donnell, L., Haker, S., Westin, C.-F.: New approaches to estimation of white matter connectivity in diffusion tensor MRI: Elliptic PDEs and geodesics in a tensor-warped space. In: Dohi, T., Kikinis, R. (eds.) MICCAI 2002. LNCS, vol.\u00a02488, pp. 459\u2013466. Springer, Heidelberg (2002)"},{"key":"16_CR74","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1007\/s10851-006-6896-0","volume":"25","author":"G. Sebastiani","year":"2006","unstructured":"Sebastiani, G., Pasquale, F., Barone, P.: Quantifying human brain connectivity from diffusion tensor MRI. J. Math. Imag. & Vision\u00a025, 227\u2013244 (2006)","journal-title":"J. Math. Imag. & Vision"},{"key":"16_CR75","doi-asserted-by":"crossref","unstructured":"Prados, E., Soatto, S., Lenglet, C., Pons, J.-P., Wotawa, N., Deriche, R., Faugeras, O.: Control theory and fast marching techniques for brain connectivity mapping. In: Proc. Intl. Conf. Comp. Vis. & Pattern Recog. (CVPR 2006), New York, NY, USA, vol.\u00a01, pp. 1076\u20131083 (June 2006)","DOI":"10.1109\/CVPR.2006.89"},{"key":"16_CR76","unstructured":"The Blue Brain Project, http:\/\/bluebrain.epfl.ch\/"},{"key":"16_CR77","doi-asserted-by":"publisher","first-page":"428","DOI":"10.1016\/0166-2236(92)90005-S","volume":"15","author":"W. Bialek","year":"1992","unstructured":"Bialek, W., Rieke, F.: Reliability and information transmission in spiking neurons. Trends Neurosci.\u00a015, 428\u2013434 (1992)","journal-title":"Trends Neurosci."},{"key":"16_CR78","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1016\/S0960-9822(00)00062-2","volume":"4","author":"C.F. Stevens","year":"1994","unstructured":"Stevens, C.F.: Neuronal communication. Cooperativity of unreliable neurons. Current Biol.\u00a04, 268\u2013269 (1994)","journal-title":"Current Biol."},{"key":"16_CR79","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1016\/S0960-9822(96)00699-9","volume":"6","author":"D.K. Smetters","year":"1996","unstructured":"Smetters, D.K., Zador, A.: Synaptic transmission: Noisy synapses and noisy neurons. Current Biol.\u00a06, 1217\u20131218 (1996)","journal-title":"Current Biol."},{"key":"16_CR80","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1016\/S0166-2236(96)10070-9","volume":"20","author":"J.E. Lisman","year":"1997","unstructured":"Lisman, J.E.: Bursts as a unit of neural information: Making unreliable synapses reliable. Trends Neurosci.\u00a020, 38\u201343 (1997)","journal-title":"Trends Neurosci."},{"key":"16_CR81","doi-asserted-by":"crossref","first-page":"1219","DOI":"10.1152\/jn.1998.79.3.1219","volume":"79","author":"A. Zador","year":"1998","unstructured":"Zador, A.: Impact of synaptic unreliability on the information transmitted by spiking neurons. J. Neurophysiol.\u00a079, 1219\u20131229 (1998)","journal-title":"J. Neurophysiol."},{"key":"16_CR82","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1162\/089976601300014619","volume":"13","author":"A. Manwani","year":"2001","unstructured":"Manwani, A., Koh, C.: Detecting and estimating signals over noisy and unreliable synapses: Information-theoretic analysis. Neural Comp.\u00a013, 1\u201333 (2001)","journal-title":"Neural Comp."},{"key":"16_CR83","doi-asserted-by":"crossref","first-page":"4746","DOI":"10.1523\/JNEUROSCI.22-11-04746.2002","volume":"22","author":"W.B. Levy","year":"2002","unstructured":"Levy, W.B., Baxter, R.A.: Energy-efficient neuronal computation via quantal synaptic failures. J. Neurosci.\u00a022, 4746\u20134755 (2002)","journal-title":"J. Neurosci."},{"key":"16_CR84","doi-asserted-by":"publisher","first-page":"2067","DOI":"10.1162\/0899766041732422","volume":"16","author":"D.B. Chklovskii","year":"2004","unstructured":"Chklovskii, D.B.: Exact solution for the optimal neuronal layout problem. Neural Comp.\u00a016, 2067\u20132078 (2004)","journal-title":"Neural Comp."},{"key":"16_CR85","doi-asserted-by":"crossref","unstructured":"Madappuram, B.A.M., Beiu, V., Kelly, P.M., McDaid, L.J.: On Brain-inspired Connectivity and Hybrid Network Topologies. In: Proc. Intl. Symp. Nanoscale Archs. (NanoArch 2008), Anaheim, CA, USA, pp. 54\u201361 (June 2008)","DOI":"10.1109\/NANOARCH.2008.4585792"},{"key":"16_CR86","doi-asserted-by":"crossref","unstructured":"Beiu, V., Madappuram, B.A.M., McGinnity, M.: On Brain-inspired Hybrid Topologies for Nano-architectures \u2014 A Rent\u2019s Rule Approach. In: Proc. Intl. Conf. Embedded Comp. Syst. (IC-SAMOS 2008), Samos, Greece, pp. 33\u201340 (July 2008)","DOI":"10.1109\/ICSAMOS.2008.4664844"},{"key":"16_CR87","doi-asserted-by":"crossref","unstructured":"Teuscher, C., Gulbahce, N., Rohlf, T.: Assessing random dynamical network architectures for nanoelectronics. In: Proc. Intl. Symp. Nanoscale Archs. (NanoArch 2008), Anaheim, CA, USA, pp. 16\u201323 (June 2008)","DOI":"10.1109\/NANOARCH.2008.4585787"},{"key":"16_CR88","doi-asserted-by":"publisher","first-page":"3674","DOI":"10.1103\/PhysRevLett.86.3674","volume":"86","author":"J. Karbowski","year":"2001","unstructured":"Karbowski, J.: Optimal wiring principle and plateaus in the degree of separation for cortical neurons. Phys. Rev. Lett.\u00a086, 3674\u20133677 (2001)","journal-title":"Phys. Rev. Lett."},{"key":"16_CR89","unstructured":"Johansson, C.: Towards cortex isomorphic attractor neural networks. Lic. Thesis, School Comp. Sci. & Comm., Royal Inst. Tech. (KTH), Stockholm, Sweden (June 2004), http:\/\/www.nada.kth.se\/~cjo\/publications\/lic.pdf"},{"key":"16_CR90","doi-asserted-by":"publisher","first-page":"11807","DOI":"10.1523\/JNEUROSCI.3575-07.2007","volume":"27","author":"R. Silver","year":"2007","unstructured":"Silver, R., Boahen, K., Grillner, S., Kopell, N., Olsen, K.L.: Neurotech for neuroscience: Unifying concepts, organizing principles, and emerging tools. J. Neurosci.\u00a027, 11807\u201311819 (2007)","journal-title":"J. Neurosci."},{"key":"16_CR91","first-page":"31","volume":"52","author":"M. Djurfeldt","year":"2008","unstructured":"Djurfeldt, M., Lundqvist, M., Johansson, C., Rehn, M., Ekeberg, \u00d6., Lansner, A.: Brain-scale simulation of the neocortex on the IBM Blue Gene\/L supercomputer. IBM J. R& D (Sp. Issue Appls. of Massively Par. Syst.)\u00a052, 31\u201341 (2008)","journal-title":"IBM J. R& D (Sp. Issue Appls. of Massively Par. Syst.)"},{"key":"16_CR92","doi-asserted-by":"crossref","unstructured":"Reda, S.: Using circuit structural analysis techniques for network in system biology. In: Proc. Intl. Workshop Syst.-Level Intercon. Predict. (SLIP 2009), San Francisco, CA, USA, July 26-27, pp. 37\u201344 (2009)","DOI":"10.1145\/1572471.1572478"},{"key":"16_CR93","volume-title":"The Computer and the Brain","author":"J. Neumann von","year":"1958","unstructured":"von Neumann, J.: The Computer and the Brain. Yale Univ. Press, New Haven (1958)"},{"key":"16_CR94","first-page":"338","volume-title":"Neural Info. Proc. Syst. (NIPS 1987)","author":"D. Hammerstrom","year":"1988","unstructured":"Hammerstrom, D.: The connectivity analysis of simple associations \u2013or\u2013 How many connections do we need? In: Anderson, D.Z. (ed.) Neural Info. Proc. Syst. (NIPS 1987), pp. 338\u2013347. Amer. Inst. of Physics (IoP), Denver (1988)"},{"key":"16_CR95","doi-asserted-by":"publisher","first-page":"659","DOI":"10.1137\/0217042","volume":"17","author":"P.M.B. Vit\u00e1nyi","year":"1988","unstructured":"Vit\u00e1nyi, P.M.B.: Locality, communication, and interconnect length in multicomputers. SIAM J. Comput.\u00a017, 659\u2013672 (1988)","journal-title":"SIAM J. Comput."},{"key":"16_CR96","doi-asserted-by":"crossref","unstructured":"Fern\u00e1ndez, A., Efe, K.: Bounds on the VLSI layout complexity of homogeneous product networks. In: Proc. Intl. Symp. Parallel Archs., Algs. & Networks (ISPAN 1994), Kanazawa, Japan, pp. 41\u201348 (December 1994)","DOI":"10.1109\/ISPAN.1994.367166"},{"key":"16_CR97","unstructured":"Legenstein, R.A.: The wire-length complexity of neural networks. PhD dissertation, Inst. Theor. Comp. Sci., Graz Univ. Tech., Graz, Austria (November 2001), http:\/\/www.igi.tugraz.at\/legi\/psfiles\/legi_diss.pdf"},{"key":"16_CR98","doi-asserted-by":"crossref","unstructured":"Kyogoku, T., Inoue, J., Nakashima, H., Uezono, T., Okada, K., Masu, K.: Wire length distribution model considering core utilization for system on chip. In: Proc. Intl. Symp. VLSI (ISVLSI 2005), Tampa, FL, USA, pp. 276\u2013277 (May 2005)","DOI":"10.1109\/ISVLSI.2005.76"},{"key":"16_CR99","unstructured":"Ho, R.: On-chip wires: Scaling and efficiency. PhD dissertation, EE Dept., Stanford Univ., Stanford, CA, USA (August 2003), http:\/\/www-vlsi.stanford.edu\/papers\/rh_thesis.pdf"},{"key":"16_CR100","unstructured":"Ho, R.: Interconnection technologies. In: Workshop on On- and Off-Chip Interconn. Nets for Multicore Syst. (OCIN 2006), Stanford, CA, USA (December 2006), http:\/\/www.ece.ucdavis.edu\/~ocin06\/talks\/ho.pdf"},{"key":"#cr-split#-16_CR101.1","unstructured":"Burleson, W., Maheshwari, A.: VLSI Interconnects: A Design Perspective. Elsevier\/Morgan Kaufman, San Francisco, CA, USA (in progress);"},{"key":"#cr-split#-16_CR101.2","unstructured":"Burleson, W.: Statistical design issues and tradeoffs in on-chip interconnects. In: Intl. Forum Appl.-specific Multi-Proc. SoC (MPSoC 2006), Estes Park, CO, USA (August 2006), http:\/\/www.mpsoc-forum.org\/2006\/slides\/Burleson.pdf"},{"key":"16_CR102","doi-asserted-by":"publisher","first-page":"8801","DOI":"10.1073\/pnas.0500075102","volume":"102","author":"C. Joachim","year":"2005","unstructured":"Joachim, C., Ratner, M.A.: Molecular electronics: Some views on transport junctions and beyond. Proc. Natl. Acad. Sci. USA\u00a0102, 8801\u20138808 (2005)","journal-title":"Proc. Natl. Acad. Sci. USA"},{"key":"16_CR103","doi-asserted-by":"publisher","first-page":"9790","DOI":"10.1073\/pnas.0503823102","volume":"102","author":"T. Heimburg","year":"2005","unstructured":"Heimburg, T., Jackson, A.D.: On soliton propagation in biomembranes and nerves. Proc. Natl. Acad. Sci. USA\u00a0102, 9790\u20139795 (2005)","journal-title":"Proc. Natl. Acad. Sci. USA"},{"key":"16_CR104","doi-asserted-by":"publisher","first-page":"1657","DOI":"10.1109\/JSSC.2007.900291","volume":"42","author":"D.S. Ricketts","year":"2007","unstructured":"Ricketts, D.S., Li, X., Sun, N., Woo, K., Ham, D.: On the self-generation of electrical soliton pulses. IEEE J. Solid-State Circ.\u00a042, 1657\u20131668 (2007)","journal-title":"IEEE J. Solid-State Circ."},{"key":"16_CR105","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/j.neucom.2006.11.027","volume":"71","author":"F. Tuffy","year":"2007","unstructured":"Tuffy, F., McDaid, L.J., Kwan, V.W., Alderman, J., McGinnity, T.M., Santos, J.A., Kelly, P.M., Sayers, H.: Inter-neuron communication strategies for spiking neural networks. Neurocomp.\u00a071, 30\u201344 (2007)","journal-title":"Neurocomp."},{"key":"16_CR106","doi-asserted-by":"publisher","first-page":"230","DOI":"10.1109\/JPROC.2007.911057","volume":"96","author":"R.G. Beausoleil","year":"2008","unstructured":"Beausoleil, R.G., Kuekes, P.J., Snider, G.S., Wang, S.-Y., Williams, R.S.: Nanoelectronic and nanophotonic interconnect. Proc. IEEE\u00a096, 230\u2013247 (2008)","journal-title":"Proc. IEEE"},{"key":"16_CR107","unstructured":"Johnson, R.C.: HP targets silicon phonics. EE Times, May 14 (2008), http:\/\/www.eetimes.com\/showArticle.jhtml?articleID=207800143"},{"key":"16_CR108","unstructured":"Merritt, R.: Potholes seen on road to silicon photonics. EE Times, January 28 (2009), http:\/\/www.eetimes.com\/showArticle.jhtml?articleID=212903357"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers IV"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24568-8_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T01:22:30Z","timestamp":1741915350000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24568-8_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642245671","9783642245688"],"references-count":109,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24568-8_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}