{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:38:28Z","timestamp":1725633508859},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642245671"},{"type":"electronic","value":"9783642245688"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24568-8_6","type":"book-chapter","created":{"date-parts":[[2011,11,13]],"date-time":"2011-11-13T20:01:10Z","timestamp":1321214470000},"page":"111-134","source":"Crossref","is-referenced-by-count":5,"title":["A Highly Scalable Parallel Implementation of H.264"],"prefix":"10.1007","author":[{"given":"Arnaldo","family":"Azevedo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cor","family":"Meenderinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrei","family":"Terechko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Hoogerbrugge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauricio","family":"Alvarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"Okano, F., Kanazawa, M., Mitani, K., Hamasaki, K., Sugawara, M., Seino, M., Mochimaru, A., Doi, K.: Ultrahigh-Definition Television System With 4000 Scanning Lines. In: Proc. of NAB Broadcast Engineering Conf., pp. 437\u2013440 (2004)"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Drose, M., Clemens, C., Sikora, T.: Extending Single-View Scalable Video Coding to Multi-View Based on H. 264\/AVC. In: 2006 IEEE Inter. Conf. on Image Processing, pp. 2977\u20132980 (2006)","DOI":"10.1109\/ICIP.2006.312962"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Meenderinck, C., Azevedo, A., Juurlink, B., Alvarez, M., Ramirez, A.: Parallel Scalability of Video Decoders. Journal of Signal Processing Systems (August 2008)","DOI":"10.1007\/s11265-008-0256-9"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Rodriguez, A., Gonzalez, A., Malumbres, M.P.: Hierarchical Parallelization of an H.264\/AVC Video Encoder. In: Proc. Int. Symp. on Parallel Computing in Electrical Engineering, pp. 363\u2013368 (2006)","DOI":"10.1109\/PARELEC.2006.42"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Chen, Y.K., Li, E.Q., Zhou, X., Ge, S.: Implementation of H.264 Encoder and Decoder on Personal Computers. Journal of Visual Communications and Image Representation\u00a017 (2006)","DOI":"10.1016\/j.jvcir.2005.05.004"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"van der Tol, E., Jaspers, E., Gelderblom, R.: Mapping of H.264 Decoding on a Multiprocessor Architecture. In: Proc. SPIE Conf. on Image and Video Communications and Processing (2003)","DOI":"10.1117\/12.476234"},{"key":"6_CR7","unstructured":"International Standard of Joint Video Specification (ITU-T Rec. H. 264\u2014 ISO\/IEC 14496-10 AVC) (2005)"},{"key":"6_CR8","unstructured":"Oelbaum, T., Baroncini, V., Tan, T.K., Fenimore, C.: Subjective Quality Assessment of the Emerging AVC\/H.264 Video Coding Standard. In: Int. Broadcast Conf., IBC (2004)"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Alvarez, M., Salami, E., Ramirez, A., Valero, M.: A Performance Characterization of High Definition Digital Video Decoding using H.264\/AVC. In: Proc. IEEE Int. Workload Characterization Symp., pp. 24\u201333 (2005)","DOI":"10.1109\/IISWC.2005.1525998"},{"issue":"1","key":"6_CR10","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MCAS.2004.1286980","volume":"4","author":"J. Ostermann","year":"2004","unstructured":"Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., Wedi, T.: Video Coding with H.264\/AVC: Tools, Performance, and Complexity. IEEE Circuits and Systems Magazine\u00a04(1), 7\u201328 (2004)","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"van de Waerdt, J., Vassiliadis, S., Das, S., Mirolo, S., Yen, C., Zhong, B., Basto, C., van Itegem, J., Amirtharaj, D., Kalra, K., et al.: The TM3270 Media-Processor. In: MICRO 2005: Proc. of the 38th Inter. Symp. on Microarchitecture, pp. 331\u2013342 (November 2005)","DOI":"10.1109\/MICRO.2005.35"},{"key":"6_CR12","unstructured":"X264. A Free H.264\/AVC Encoder"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Alvarez, M., Salami, E., Ramirez, A., Valero, M.: HD-VideoBench: A Benchmark for Evaluating High Definition Digital Video Applications. In: Proc. IEEE Int. Symp. on Workload Characterization (2007)","DOI":"10.1109\/IISWC.2007.4362188"},{"key":"6_CR14","unstructured":"Hoogerbrugge, J., Terechko, A.: A Multithreaded Multicore System for Embedded Media Processing. Trans. on High-Performance Embedded Architectures and Compilers 4(2) (2009)"},{"key":"6_CR15","unstructured":"Alvarez, M., Ramirez, A., Valero, M., Meenderinck, C., Azevedo, A., Juurlink, B.: Performance Evaluation of Macroblock-level Parallelization of H.264 Decoding on a CC-NUMA Multiprocessor Architecture. In: Proc. of the 4CCC: 4th Colombian Computing Conf. (April 2009)"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Osorio, R.R., Bruguera, J.D.: An FPGA Architecture for CABAC Decoding in Manycore Systems. In: Proc. of IEEE Application-Specific Systems, Architectures and Processors, pp. 293\u2013298 (July 2008)","DOI":"10.1109\/ASAP.2008.4580194"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers IV"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24568-8_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,19]],"date-time":"2019-06-19T09:38:29Z","timestamp":1560937109000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24568-8_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642245671","9783642245688"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24568-8_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}