{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:10:22Z","timestamp":1743135022889,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642246685"},{"type":"electronic","value":"9783642246692"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24669-2_32","type":"book-chapter","created":{"date-parts":[[2011,10,22]],"date-time":"2011-10-22T14:05:36Z","timestamp":1319292336000},"page":"331-342","source":"Crossref","is-referenced-by-count":0,"title":["A Portable Infrastructure Supporting Global Scheduling of Embedded Real-Time Applications on Asymmetric MPSoCs"],"prefix":"10.1007","author":[{"given":"Eugenio","family":"Faldella","sequence":"first","affiliation":[]},{"given":"Primiano","family":"Tucci","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"32_CR1","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/2.868693","volume":"33","author":"E.A. Lee","year":"2000","unstructured":"Lee, E.A.: What\u2019s ahead for embedded software? Computer\u00a033, 18\u201326 (2000)","journal-title":"Computer"},{"key":"32_CR2","doi-asserted-by":"crossref","unstructured":"Martin, G.: Overview of the MPSoC design challenge. In: 43rd ACM\/IEEE Design Automation Conf., pp. 274\u2013279 (2006)","DOI":"10.1145\/1146909.1146980"},{"key":"32_CR3","doi-asserted-by":"crossref","unstructured":"Tumeo, A., et al.: A dual-priority real-time multiprocessor system on FPGA for automotive applications. In: DATE 2008, pp. 1039\u20131044 (2008)","DOI":"10.1109\/DATE.2008.4484818"},{"key":"32_CR4","doi-asserted-by":"crossref","unstructured":"Ben Othman, S. Ben Salem, A.K., Ben Saoud, S.: MPSoC design of RT control applications based on FPGA SoftCore processors. In: ICECS 2008, pp. 404\u2013409 (2008)","DOI":"10.1109\/ICECS.2008.4674876"},{"key":"32_CR5","doi-asserted-by":"crossref","unstructured":"Joost, R., Salomon, R.: Advantages of FPGA-based multiprocessor systems in industrial applications. In: IECON 2005, p. 6 (2005)","DOI":"10.1109\/IECON.2005.1568946"},{"key":"32_CR6","doi-asserted-by":"crossref","unstructured":"Baruah, S., Carpenter, J.: Multiprocessor fixed-priority scheduling with restricted interprocessor migrations. In: ECRTS 2003, pp. 195\u2013202 (2003)","DOI":"10.1109\/EMRTS.2003.1212744"},{"key":"32_CR7","unstructured":"Funk, S., Baruah, S.K.: Restricting EDF migration on uniform multiprocessors. In: 2th International Conference on Real-Time Systems (2004)"},{"key":"32_CR8","first-page":"1","volume-title":"Handbook of Scheduling: Algorithms, Models, and Performance Analysis","author":"J. Carpenter","year":"2004","unstructured":"Carpenter, J., Holman, P., Anderson, J., Srinivasan, A., Baruah, S., et al.: Handbook of Scheduling: Algorithms, Models, and Performance Analysis, pp. 30-1\u201330-19. Chapman and Hall\/CRC, Boca Raton (2004)"},{"key":"32_CR9","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1007\/s11241-007-9042-1","volume":"38","author":"C.U. Devi","year":"2008","unstructured":"Devi, C.U., Anderson, J.: Tardiness bounds under global EDF scheduling on a multiprocessor. Real-Time Systems\u00a038, 133\u2013189 (2008)","journal-title":"Real-Time Systems"},{"key":"32_CR10","doi-asserted-by":"crossref","unstructured":"Lauzac, S., Melhem, R., Mosse, D.: Comparison of global and partitioning schemes for scheduling rate monotonic tasks on a multiprocessor. In: 10th Euromicro Workshop on Real-Time Systems, pp. 188\u2013195 (1998)","DOI":"10.1109\/EMWRTS.1998.685084"},{"key":"32_CR11","doi-asserted-by":"crossref","unstructured":"Xie, X., et al.: Asymmetric Multi-Processor Architecture for Reconfigurable System-on-Chip and Operating System Abstractions. In: ICFPT 2007, pp. 41\u201348 (2007)","DOI":"10.1109\/FPT.2007.4439230"},{"key":"32_CR12","unstructured":"Monot, A., et al.: Multicore scheduling in automotive ECUs. In: ERTSS 2010 (2010)"},{"key":"32_CR13","doi-asserted-by":"crossref","unstructured":"Hung, A., Bishop, W., Kennings, A.: Symmetric multiprocessing on programmable chips made easy. In: DATE 2005, pp. 240\u2013245 (2005)","DOI":"10.1109\/DATE.2005.286"},{"key":"32_CR14","doi-asserted-by":"crossref","unstructured":"Huerta, P., et al.: Exploring FPGA capabilities for building symmetric multiprocessor systems. In: SPL 2007, pp. 113\u2013118 (2007)","DOI":"10.1109\/SPL.2007.371733"},{"key":"32_CR15","first-page":"279","volume-title":"Symmetric Multiprocessor Systems on FPGA","author":"P. Huerta","year":"2009","unstructured":"Huerta, P., et al.: Symmetric Multiprocessor Systems on FPGA, pp. 279\u2013283. IEEE Computer Society, Los Alamitos (2009)"},{"key":"32_CR16","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/s11241-006-4961-9","volume":"32","author":"S. Baruah","year":"2006","unstructured":"Baruah, S.: The Non-preemptive Scheduling of Periodic Tasks upon Multiprocessors. Real-Time Systems\u00a032, 9\u201320 (2006)","journal-title":"Real-Time Systems"},{"key":"32_CR17","doi-asserted-by":"crossref","unstructured":"Kargahi, M., Movaghar, A.: Non-preemptive earliest-deadline-first scheduling policy: a performance study. In: MASCOTS 2005, pp. 201\u2013208 (2005)","DOI":"10.1109\/MASCOTS.2005.44"},{"key":"32_CR18","doi-asserted-by":"crossref","unstructured":"Calandrino, J., et al.: LITMUS^RT: A Testbed for Empirically Comparing Real-Time Multiprocessor Schedulers. In: RTSS 2006, pp. 111\u2013126 (2006)","DOI":"10.1109\/RTSS.2006.27"},{"key":"32_CR19","unstructured":"Faggioli, D., et al.: An EDF scheduling class for the Linux kernel. In: Real-Time Linux Workshop (2009)"},{"key":"32_CR20","unstructured":"The Embedded Microprocessor Benchmark Consortium: EEMBC Benchmark Suite"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24669-2_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T05:50:17Z","timestamp":1741845017000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24669-2_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642246685","9783642246692"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24669-2_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}