{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:15:24Z","timestamp":1774415724402,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642251054","type":"print"},{"value":"9783642251061","type":"electronic"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-25106-1_2","type":"book-chapter","created":{"date-parts":[[2011,10,29]],"date-time":"2011-10-29T02:34:55Z","timestamp":1319855695000},"page":"432-450","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing Integrated Application Performance with Cache-Aware Metascheduling"],"prefix":"10.1007","author":[{"given":"Brian","family":"Dougherty","sequence":"first","affiliation":[]},{"given":"Jules","family":"White","sequence":"additional","affiliation":[]},{"given":"Russell","family":"Kegley","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Preston","sequence":"additional","affiliation":[]},{"given":"Douglas C.","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"Aniruddha","family":"Gokhale","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"2_CR1","unstructured":"Abandah, G., Abdelkarim, A.: A Study on Cache Replacement Policies (2009)"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Allen, J., Kennedy, K.: Automatic loop interchange. In: Proceedings of the 1984 SIGPLAN Symposium on Compiler Construction, p. 246. ACM (1984)","DOI":"10.1145\/502874.502897"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Asaduzzaman, A., Mahgoub, I.: Cache Optimization for Embedded Systems Running H. 264\/AVC Video Decoder. In: IEEE International Conference on Computer Systems and Applications, 2006, pp. 665\u2013672. IEEE (2006)","DOI":"10.1109\/AICCSA.2006.205161"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Atlas, A., Bestavros, A.: Statistical rate monotonic scheduling. In: Proceedings of the 19th IEEE Real-Time Systems Symposium, 1998, pp. 123\u2013132. IEEE (1998)","DOI":"10.1109\/REAL.1998.739737"},{"key":"2_CR5","unstructured":"Bahar, R., Albera, G., Manne, S.: Power and performance tradeoffs using various caching strategies. In: Proceedings of the International Symposium on Low Power Electronics and Design, 1998, pp. 64\u201369. IEEE (2005)"},{"key":"2_CR6","unstructured":"Beyls, K., D\u00e2\u0102\u0179Hollander, E.: Reuse distance as a metric for cache behavior. In: Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems, vol. 14, pp. 350\u2013360. Citeseer (2001)"},{"issue":"9","key":"2_CR7","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1145\/143371.143486","volume":"27","author":"T. Chen","year":"1992","unstructured":"Chen, T., Baer, J.: Reducing memory latency via non-blocking and prefetching caches. ACM SIGPLAN Notices\u00a027(9), 51\u201361 (1992)","journal-title":"ACM SIGPLAN Notices"},{"issue":"1","key":"2_CR8","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1287\/opre.26.1.127","volume":"26","author":"S. Dhall","year":"1978","unstructured":"Dhall, S., Liu, C.: On a real-time scheduling problem. Operations Research\u00a026(1), 127\u2013140 (1978)","journal-title":"Operations Research"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Fu, J., Patel, J., Janssens, B.: Stride directed prefetching in scalar processors. In: Proceedings of the 25th Annual International Symposium on Microarchitecture, pp. 102\u2013110. IEEE Computer Society Press (1992)","DOI":"10.1109\/MICRO.1992.697004"},{"issue":"2","key":"2_CR10","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1023\/A:1008046012844","volume":"15","author":"S. Ghosh","year":"1998","unstructured":"Ghosh, S., Melhem, R., Moss\u00e9, D., Sarma, J.: Fault-tolerant rate-monotonic scheduling. Real-Time Systems\u00a015(2), 149\u2013181 (1998)","journal-title":"Real-Time Systems"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Guo, F., Solihin, Y.: An analytical model for cache replacement policy performance. In: Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, pp. 228\u2013239. ACM (2006)","DOI":"10.1145\/1140277.1140304"},{"key":"2_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1007\/3-540-57659-2_18","volume-title":"Languages and Compilers for Parallel Computing","author":"K. Kennedy","year":"1994","unstructured":"Kennedy, K., McKinley, K.: Maximizing Loop Parallelism and Improving Data Locality Via Loop Fusion and Distribution. In: Banerjee, U., Gelernter, D., Nicolau, A., Padua, D.A. (eds.) LCPC 1993. LNCS, vol.\u00a0768, pp. 301\u2013320. Springer, Heidelberg (1994)"},{"key":"2_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-36574-5_10","volume-title":"Algorithms for Memory Hierarchies","author":"M. Kowarschik","year":"2003","unstructured":"Kowarschik, M., Wei\u00df, C.: An Overview of Cache Optimization Techniques and Cache-Aware Numerical Algorithms. In: Meyer, U., Sanders, P., Sibeyn, J.F. (eds.) Algorithms for Memory Hierarchies. LNCS, vol.\u00a02625, pp. 213\u2013232. Springer, Heidelberg (2003)"},{"key":"2_CR14","unstructured":"Lee, Y., Kim, D., Younis, M., Zhou, J., McElroy, J.: Resource scheduling in dependable integrated modular avionics. In: Proceedings International Conference on Dependable Systems and Networks, DSN 2000, pp. 14\u201323. IEEE (2000)"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Lehoczky, J., Sha, L., Ding, Y.: The rate monotonic scheduling algorithm: Exact characterization and average case behavior. In: Proceedings of Real Time Systems Symposium, 1989, pp. 166\u2013171. IEEE (1987)","DOI":"10.1109\/REAL.1989.63567"},{"key":"2_CR16","unstructured":"Manjikian, N., Abdelrahman, T.: Array data layout for the reduction of cache conflicts. In: Proceedings of the 8th International Conference on Parallel and Distributed Computing Systems, pp. 1\u20138. Citeseer (1995)"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Nayfeh, B., Olukotun, K.: Exploring the design space for a shared-cache multiprocessor. In: Proceedings of the 21st Annual International Symposium on Computer Architecture, p. 175. IEEE Computer Society Press (1994)","DOI":"10.1109\/ISCA.1994.288152"},{"issue":"1","key":"2_CR18","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1016\/S0020-0190(97)00034-3","volume":"62","author":"J. Orozco","year":"1997","unstructured":"Orozco, J., Cayssials, R., Santos, J., Ferro, E.: 802.4 rate monotonic scheduling in hard real-time environments: Setting the medium access control parameters. Information Processing Letters\u00a062(1), 47\u201355 (1997)","journal-title":"Information Processing Letters"},{"issue":"2","key":"2_CR19","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1109\/12.752655","volume":"48","author":"P. Panda","year":"2002","unstructured":"Panda, P., Nakamura, H., Dutt, N., Nicolau, A.: Augmenting loop tiling with data alignment for improved cache performance. IEEE Transactions on Computers\u00a048(2), 142\u2013149 (2002)","journal-title":"IEEE Transactions on Computers"},{"key":"2_CR20","unstructured":"Pingali, S., Kurose, J., Towsley, D.: On Comparing the Number of Preemptions under Earliest Deadline and Rate Monotonic Scheduling Algorithms (2007)"},{"issue":"2","key":"2_CR21","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11241-007-9032-3","volume":"37","author":"J. Reineke","year":"2007","unstructured":"Reineke, J., Grund, D., Berg, C., Wilhelm, R.: Timing predictability of cache replacement policies. Real-Time Systems\u00a037(2), 99\u2013122 (2007)","journal-title":"Real-Time Systems"},{"issue":"1","key":"2_CR22","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1145\/98460.98523","volume":"18","author":"J. Robinson","year":"1990","unstructured":"Robinson, J., Devarakonda, M.: Data cache management using frequency-based replacement. ACM SIGMETRICS Performance Evaluation Review\u00a018(1), 134\u2013142 (1990)","journal-title":"ACM SIGMETRICS Performance Evaluation Review"},{"issue":"4","key":"2_CR23","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/52.776946","volume":"16","author":"P. Rodr\u00edguez-Dapena","year":"1999","unstructured":"Rodr\u00edguez-Dapena, P.: Software safety certification: a multidomain problem. IEEE Software\u00a016(4), 31\u201338 (1999)","journal-title":"IEEE Software"},{"issue":"3","key":"2_CR24","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1023\/A:1012227328646","volume":"29","author":"W. Shiue","year":"2001","unstructured":"Shiue, W., Chakrabarti, C.: Memory design and exploration for low power, embedded systems. The Journal of VLSI Signal Processing\u00a029(3), 167\u2013178 (2001)","journal-title":"The Journal of VLSI Signal Processing"},{"issue":"6","key":"2_CR25","doi-asserted-by":"publisher","first-page":"340","DOI":"10.1093\/comjnl\/40.6.340","volume":"40","author":"S. Singhai","year":"1997","unstructured":"Singhai, S., McKinley, K.: A parametrized loop fusion algorithm for improving parallelism and cache locality. The Computer Journal\u00a040(6), 340 (1997)","journal-title":"The Computer Journal"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Smith, J., Goodman, J.: Instruction cache replacement policies and organizations. IEEE Transactions on Computers, 234\u2013241 (1985)","DOI":"10.1109\/TC.1985.1676566"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Sprangle, E., Carmean, D.: Increasing processor performance by implementing deeper pipelines. In: Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002, pp. 25\u201334. IEEE (2002)","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"2_CR28","unstructured":"Stewart, D., Barr, M.: Rate monotonic scheduling. In: Embedded Systems Programming, pp. 79\u201380 (2002)"},{"key":"2_CR29","doi-asserted-by":"crossref","unstructured":"Wang, Z., Guo, C., Gao, B., Sun, W., Zhang, Z., An, W.: A study and performance evaluation of the multi-tenant data tier design patterns for service oriented computing. In: IEEE International Conference on e-Business Engineering, pp. 94\u2013101. IEEE (2008)","DOI":"10.1109\/ICEBE.2008.60"},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"Wolf, M., Maydan, D., Chen, D.: Combining loop transformations considering caches and scheduling. In: Micro, p. 274. IEEE Computer Society (1996)","DOI":"10.1109\/MICRO.1996.566468"},{"issue":"2","key":"2_CR31","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1177\/1094342004038956","volume":"18","author":"Q. Yi","year":"2004","unstructured":"Yi, Q., Kennedy, K.: Improving memory hierarchy performance through combined loop interchange and multi-level fusion. International Journal of High Performance Computing Applications\u00a018(2), 237 (2004)","journal-title":"International Journal of High Performance Computing Applications"}],"container-title":["Lecture Notes in Computer Science","On the Move to Meaningful Internet Systems: OTM 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-25106-1_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,14]],"date-time":"2019-04-14T08:40:54Z","timestamp":1555231254000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-25106-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642251054","9783642251061"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-25106-1_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}