{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:17:11Z","timestamp":1777486631949,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":43,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642255779","type":"print"},{"value":"9783642255786","type":"electronic"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-25578-6_20","type":"book-chapter","created":{"date-parts":[[2011,12,5]],"date-time":"2011-12-05T21:36:57Z","timestamp":1323121017000},"page":"270-289","source":"Crossref","is-referenced-by-count":33,"title":["Lightweight Implementations of SHA-3 Candidates on FPGAs"],"prefix":"10.1007","author":[{"given":"Jens-Peter","family":"Kaps","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panasayya","family":"Yalla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kishore Kumar","family":"Surapathi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bilal","family":"Habib","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Susheel","family":"Vadlamudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Smriti","family":"Gurung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Pham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"ATHENa results database. Automated Tool for Hardware EvaluatioN project, http:\/\/cryptography.gmu.edu\/athenadb\/"},{"key":"20_CR2","unstructured":"The SHA-3 Zoo. ECRYPT, Information Societies Technology (IST) Programme of the European Commission, http:\/\/ehash.iaik.tugraz.at\/wiki\/The_SHA-3_Zoo"},{"key":"20_CR3","unstructured":"Announcing request for candidate algorithm nominations for a new cryptographic hash algorithm (SHA-3) family. Federal Register 72(212), notices 62212 (November 2007)"},{"key":"20_CR4","unstructured":"Aumasson, J.P., Henzen, L., Meier, W., Phan, R.C.W.: SHA-3 proposal BLAKE. Submission to NIST (Round 3) (2010), http:\/\/131002.net\/blake\/blake.pdf"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Baldwin, B., Hanley, N., Hamilton, M., Lu, L., Byrne, A., O\u2019Neill, M., Marnane, W.P.: FPGA implementations of the round two SHA-3 candidates. Tech. rep., Second SHA-3 Candidate Conference (2010)","DOI":"10.1109\/FPL.2010.84"},{"key":"20_CR6","unstructured":"Benadjila, R., Billet, O., Gilbert, H., Macario-Rat, G., Peyrin, T., Robshaw, M., Seurin, Y.: SHA-3 proposal: ECHO. Submission to NIST (updated) (February 2009), http:\/\/crypto.rd.francetelecom.com\/echo\/"},{"key":"20_CR7","unstructured":"Bernstein, D.J.: CubeHash specification (2.b.1). Submission to NIST (Round 2) (2009), http:\/\/cubehash.cr.yp.to\/"},{"key":"20_CR8","unstructured":"Bertoni, G., Daemen, J., Peeters, M., Gilles, V.A.: Keccak function version 2.0 (September 2009)"},{"key":"20_CR9","unstructured":"Bertoni, G., Daemen, J., Peeters, M., Van Assche, G.: Keccak sponge function family main document. version 1.2 (April 2009), http:\/\/keccak.noekeon.org"},{"key":"20_CR10","unstructured":"Bertoni, G., Daemen, J., Peeters, M., Van Assche, G.: The Keccak SHA-3 submission. Submission to NIST (Round 3) (2011), http:\/\/keccak.noekeon.org\/Keccak-submission-3.pdf"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Beuchat, J.L., Okamoto, E., Yamazaki, T.: Compact implementations of BLAKE-32 and BLAKE-64 on FPGA. Cryptology ePrint Archive, Report 2010\/173 (2010)","DOI":"10.1109\/FPT.2010.5681776"},{"key":"20_CR12","unstructured":"Biham, E., Dunkelman, O.: The SHAvite-3 hash function. Submission to NIST (Round 2) (2009), http:\/\/www.cs.technion.ac.il\/~orrd\/SHAvite-3\/Spec.15.09.09.pdf"},{"key":"20_CR13","unstructured":"Bresson, E., et\u00a0al.: Shabal, a submission to NISTs cryptographic hash algorithm competition. Submission to NIST (October 2008), http:\/\/ehash.iaik.tugraz.at\/uploads\/6\/6c\/Shabal.pdf"},{"key":"20_CR14","unstructured":"Chen, Z., Morozov, S., Schaumont, P.: A hardware interface for hashing algorithms. Cryptology ePrint Archive, Report 2008\/529 (2008), http:\/\/eprint.iacr.org\/"},{"key":"20_CR15","unstructured":"Cryptographic Engineering Research Group, George Mason University: Hardware Interface of a Secure Hash Algorithm (SHA), v. 1.4 edn. (January 2010)"},{"key":"20_CR16","unstructured":"De Canni\u00e8re, C., Sato, H., Watanabe, D.: Hash function Luffa: Specification. Submission to NIST (Round 2) (October 2009), http:\/\/www.sdl.hitachi.co.jp\/crypto\/luffa\/Luffa_v2_Specification_20091002.pdf"},{"key":"20_CR17","doi-asserted-by":"crossref","unstructured":"Detrey, J., Gaudry, P., Khalfallah, K.: A low-area yet performant FPGA implementation of Shabal. Cryptology ePrint Archive, Report 2010\/292 (2010)","DOI":"10.1007\/978-3-642-19574-7_7"},{"key":"20_CR18","unstructured":"Ferguson, N., Lucks, S., Schneier, B., Whiting, D., Bellare, M., Kohno, T., Callas, J., Walker, J.: The Skein hash function family. Submission to NIST (Round 3) (2010), http:\/\/www.skein-hash.info\/sites\/default\/files\/skein1.3.pdf"},{"key":"20_CR19","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1007\/978-0-387-71817-0_10","volume-title":"Cryptographic Engineering","author":"K. Gaj","year":"2009","unstructured":"Gaj, K., Chodowiec, P.: FPGA and ASIC Implementations of AES. In: Cryptographic Engineering, pp. 235\u2013294. Springer, Heidelberg (2009)"},{"key":"20_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1007\/978-3-642-15031-9_18","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"K. Gaj","year":"2010","unstructured":"Gaj, K., Homsirikamol, E., Rogawski, M.: Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round two SHA-3 Candidates Using FPGA. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol.\u00a06225, pp. 264\u2013278. Springer, Heidelberg (2010)"},{"key":"20_CR21","doi-asserted-by":"crossref","unstructured":"Gaj, K., Kaps, J.P., Amirineni, V., Rogawski, M., Homsirikamol, E., Brewster, B.Y.: ATHENa \u2013 Automated Tool for Hardware EvaluatioN: Toward fair and comprehensive benchmarking of cryptographic hardware using FPGAs. In: FPL 2010, pp. 414\u2013421. IEEE (2010)","DOI":"10.1109\/FPL.2010.86"},{"key":"20_CR22","doi-asserted-by":"crossref","unstructured":"Garc\u00eda-Vargas, I., Senhadji-Navarro, R., Jim\u00e9nez-Moreno, G., Civit-Balcells, A., Guerra-Guti\u00e9rrez, P.: ROM-based finite state machine implementation in low cost FPGAs. In: Int. Symposium on Industrial Electronics, ISIE 2007, pp. 2342\u20132347. IEEE Press (June 2007)","DOI":"10.1109\/ISIE.2007.4374972"},{"key":"20_CR23","unstructured":"Gauravaram, P., Knudsen, L.R., Matusiewicz, K., Mendel, F., Rechberger, C., Sch\u00e4ffer, M., Thomsen, S.S.: Gr\u00f8stl \u2013 a SHA-3 candidate. Submission to NIST (October 2008), http:\/\/www.groestl.info\/"},{"key":"20_CR24","unstructured":"Gauravaram, P., Knudsen, L.R., Matusiewicz, K., Mendel, F., Rechberger, C., Sch\u00e4ffer, M., Thomsen, S.S.: Gr\u00f8stl \u2013 a SHA-3 candidate. Submission to NIST (Round 3) (2011), http:\/\/www.groestl.info\/Groestl.pdf"},{"key":"20_CR25","unstructured":"Gligoroski, D., Klima, V., Knapskog, S.J., El-Hadedy, M., Amundsen, J., Mj\u00f8lsnes, S.F.: Cryptographic hash function Blue Midnight Wish. Submission to NIST (Round 2) (September 2009), http:\/\/people.item.ntnu.no\/~danilog\/Hash\/BMW-SecondRound\/Supporting_Documentation\/BlueMidnightWishDocumentation.pdf"},{"key":"20_CR26","unstructured":"Halevi, S., Hall, W.E., Jutla, C.S.: The hash function Fugue. Submission to NIST (updated) (September 2009), http:\/\/domino.research.ibm.com\/comm\/research_projects.nsf\/pages\/fugue.index.html"},{"key":"20_CR27","unstructured":"Homsirikamol, E., Rogawski, M., Gaj, K.: Comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs. Cryptology ePrint Archive, Report 2010\/445 (2010), http:\/\/eprint.iacr.org\/"},{"key":"20_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1007\/978-3-642-23951-9_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2011","author":"E. Homsirikamol","year":"2011","unstructured":"Homsirikamol, E., Rogawski, M., Gaj, K.: Throughput vs. Area Trade-Offs Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs. In: Preneel, B., Takagi, T. (eds.) CHES 2011. LNCS, vol.\u00a06917, pp. 491\u2013506. Springer, Heidelberg (2011)"},{"key":"20_CR29","unstructured":"Jungk, B.: Compact implementations of Gr\u00f8stl, JH and Skein for FPGAs. In: ECRYPT II Hash Workshop 2011 (May 2011)"},{"key":"20_CR30","unstructured":"Jungk, B., Reith, S.: On FPGA-based implementations of Gr\u00f8stl. Cryptology ePrint Archive, Report 2010\/260 (2010)"},{"key":"20_CR31","doi-asserted-by":"crossref","unstructured":"Kerckhof, S., Durvaux, F., Veyrat-Charvillon, N., Regazzoni, F., de Dormale, G.M., Standaert, F.X.: Compact FPGA implementations of the five SHA-3 finalists. In: ECRYPT II Hash Workshop 2011 (May 2011)","DOI":"10.1007\/978-3-642-27257-8_14"},{"key":"20_CR32","unstructured":"Kobayashi, K., Ikegami, J., Matsuo, S., Sakiyama, K., Ohta, K.: Evaluation of hardware performance for the SHA-3 candidates using SASEBO-GII. (January 2010), http:\/\/eprint.iacr.org\/2010\/010"},{"key":"20_CR33","unstructured":"K\u00fc\u00e7\u00fck, \u00d6.: The hash function Hamsi. Submission to NIST (updated) (2009), http:\/\/www.cosic.esat.kuleuven.be\/publications\/article-1203.pdf"},{"key":"20_CR34","unstructured":"Matsuo, S., Kne\u017eevi\u0107, M., Schaumont, P., Verbauwhede, I., Satoh, A., Sakiyama, K., Ota, K.: How can we conduct \u201cfair and consistent\u201d hardware evaluation for SHA-3 candidate? Tech. rep., Second SHA-3 Candidate Conference (2010)"},{"key":"20_CR35","doi-asserted-by":"crossref","unstructured":"Namin, A., Hasan, M.: Hardware implementation of the compression function for selected SHA-3 candidates. Tech. Rep.\u00a028, Centre for Applied Cryptographic Research (CACR), University of Waterloo (July 2009)","DOI":"10.1109\/IPDPSW.2010.5470742"},{"key":"20_CR36","doi-asserted-by":"crossref","unstructured":"Namin, A., Hasan, M.: Implementation of the compression function for selected SHA-3 candidates on FPGA. In: International Parallel Distributed Processing Symposium, Workshops and Phd Forum (IPDPSW), pp.\u00a01\u20134. IEEE (2010)","DOI":"10.1109\/IPDPSW.2010.5470742"},{"issue":"6-7","key":"20_CR37","doi-asserted-by":"publisher","first-page":"424","DOI":"10.1016\/j.sysarc.2004.07.004","volume":"51","author":"M. Rawski","year":"2005","unstructured":"Rawski, M., Selvaraj, H., Luba, T.: An application of functional decomposition in ROM-based FSM implementation in FPGA devices. J. Syst. Archit.\u00a051(6-7), 424\u2013434 (2005)","journal-title":"J. Syst. Archit."},{"key":"20_CR38","unstructured":"Research Centre for Information Security (RCIS), National Institute of Advanced Industrial Science and Technology (AIST): Side-channel Attack Standard Evaluation Board SASEBO-GII Specification, version 1.01 edn. (November 2009)"},{"key":"20_CR39","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1007\/3-540-44614-1_76","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"V. Sklyarov","year":"2000","unstructured":"Sklyarov, V.: Synthesis and Implementation of RAM-Based Finite State Machines in fPGAs. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 718\u2013728. Springer, Heidelberg (2000)"},{"key":"20_CR40","volume-title":"NIST Interagency Report 7764","author":"M. S\u00f6nmez Turan","year":"2011","unstructured":"S\u00f6nmez Turan, M., Perlner, R., Bassham, L.E., Burr, W., Chang, D., jen Chang, S., Dworkin, M.J., Kelsey, J.M., Paul, S., Peralta, R.: Status report on the second round of the SHA-3 cryptographic hash algorithm competition. In: NIST Interagency Report 7764, NIST, Gaithersburg (2011)"},{"key":"20_CR41","first-page":"3","volume-title":"FPGA 2006, ACM\/SIGDA","author":"T. Tuan","year":"2006","unstructured":"Tuan, T., Kao, S., Rahman, A., Das, S., Trimberger, S.: A 90nm low-power FPGA for battery-powered applications. In: FPGA 2006, ACM\/SIGDA, pp. 3\u201311. ACM, New York (2006)"},{"key":"20_CR42","unstructured":"Wu, H.: The hash function JH. Submission to NIST (updated) (September 2009), http:\/\/icsd.i2r.a-star.edu.sg\/staff\/hongjun\/jh\/"},{"key":"20_CR43","unstructured":"Wu, H.: The hash function JH. Submission to NIST (round 3) (2011), http:\/\/www3.ntu.edu.sg\/home\/wuhj\/research\/jh\/jh_round3.pdf"}],"container-title":["Lecture Notes in Computer Science","Progress in Cryptology \u2013 INDOCRYPT 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-25578-6_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T06:25:32Z","timestamp":1561011932000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-25578-6_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642255779","9783642255786"],"references-count":43,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-25578-6_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}