{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:57:52Z","timestamp":1725638272599},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642272004"},{"type":"electronic","value":"9783642272011"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-27201-1_49","type":"book-chapter","created":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T08:38:25Z","timestamp":1322901505000},"page":"437-446","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive Power Management for Nanoscale SoC Design"],"prefix":"10.1007","author":[{"given":"Jeong-Tak","family":"Ryu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung Ki","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"49_CR1","doi-asserted-by":"crossref","unstructured":"Meijer, M., Pineda de Gyvez, J., Otten, R.: On-chip digital power supply control for system-on-chip applications. In: IEEE ISLPED, pp. 311\u2013314 (August 2005)","DOI":"10.1145\/1077603.1077677"},{"issue":"1","key":"49_CR2","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/JSSC.2004.838021","volume":"40","author":"M. Nakai","year":"2005","unstructured":"Nakai, M., Akui, S., Seno, K., Meguro, T., Seki, T., Kondo, T., Hashiguchi, A., Kawahara, H., Kumano, K., Shimura, M.: Dynamic voltage and frequency management for a low-power embedded microprocessor. IEEE J. Solid-State Circuits\u00a040(1), 28\u201335 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"49_CR3","first-page":"1","volume":"99","author":"W. Wang","year":"2011","unstructured":"Wang, W., Mishra, P.: System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a099, 1\u20139 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"49_CR4","first-page":"1","volume":"99","author":"A. Nourivand","year":"2011","unstructured":"Nourivand, A., Al-Khalili, A.J., Savaria, Y.: Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a099, 1\u201313 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"49_CR5","doi-asserted-by":"crossref","unstructured":"Pavan, T.K., Jagannadha Naidu, K., Shekar Babu, M.: Implementation of delay and power monitoring schemes to reduce the power consumption. In: IEEE International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN), pp. 459\u2013464 (July 2011)","DOI":"10.1109\/ICSCCN.2011.6024594"},{"issue":"4","key":"49_CR6","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MCAS.2005.1550165","volume":"5","author":"W.M. Elgharbawy","year":"2005","unstructured":"Elgharbawy, W.M., Bayoumi, M.A.: Leakage sources and possible solutions in nanometer CMOS technologies. IEEE Circuits Syst. Magazine\u00a05(4), 6\u201317 (2005)","journal-title":"IEEE Circuits Syst. Magazine"},{"issue":"2","key":"49_CR7","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MM.2006.39","volume":"26","author":"A. Agarwal","year":"2006","unstructured":"Agarwal, A., Mukhopadhyay, S., Raychowdhury, A., Roy, K., Kim, C.H.: Leakage power analysis and reduction for nanoscale circuits. IEEE Micro.\u00a026(2), 68\u201380 (2006)","journal-title":"IEEE Micro."},{"key":"49_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0391-0","volume-title":"Multi-Threshold CMOS Digital Circuits: Managing Leakage Power","author":"M. Anis","year":"2003","unstructured":"Anis, M., Elmasry, M.: Multi-Threshold CMOS Digital Circuits: Managing Leakage Power. Kluwer, Norwell (2003)"},{"key":"49_CR9","doi-asserted-by":"crossref","unstructured":"Inukai, T., Hiramot, T., Sakurai, T.: Variable threshold voltage CMOS (VTCMOS) is series connected circuits. In: Int. Symp. Low Power Electron. Des. (ISLPED), pp. 201\u2013206 (2001)","DOI":"10.1109\/LPE.2001.945401"},{"issue":"2","key":"49_CR10","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K. Roy","year":"2003","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE\u00a091(2), 305\u2013327 (2003)","journal-title":"Proc. IEEE"},{"issue":"5","key":"49_CR11","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/LED.2006.873382","volume":"27","author":"A. Hokazono","year":"2006","unstructured":"Hokazono, A., Balasubramanian, S., Ishimaru, K., Ishiuchi, H., Liu, T.K., Hu, C.: MOSFET design for forward body biasing scheme. IEEE Electron Device Lett.\u00a027(5), 387\u2013389 (2006)","journal-title":"IEEE Electron Device Lett."},{"key":"49_CR12","doi-asserted-by":"crossref","unstructured":"Kulkarni, M., Sheth, K., Agrawal, V.D.: Architectural power management for high leakage technologies. In: IEEE Southeastern Symposium on System Theory (SSST), pp. 67\u201372 (March 2011)","DOI":"10.1109\/SSST.2011.5753778"},{"issue":"3","key":"49_CR13","doi-asserted-by":"publisher","first-page":"250","DOI":"10.1093\/ietele\/e89-c.3.250","volume":"E89-C","author":"K. Ishibashi","year":"2006","unstructured":"Ishibashi, K., Fujimoto, T., Yamashita, T., Okada, H., Arima, Y., Hashimoto, Y., Sakata, K., Minematsu, I., Itoh, Y., Toda, H., Ichihashi, M., Komatsu, Y., Hagiwara, M., Tsukada, T.: Low-voltage and low-power logic, memory, and analog circuit techniques for SoCs using 90 nm technology and beyond. IEICE Trans. Electon\u00a0E89-C(3), 250\u2013262 (2006)","journal-title":"IEICE Trans. Electon"},{"key":"49_CR14","doi-asserted-by":"crossref","unstructured":"Anis, M., Elmasry, M.: Multi-threhsold CMOS digital circuits. Kluwer Academic Publishers (2003)","DOI":"10.1007\/978-1-4615-0391-0"}],"container-title":["Communications in Computer and Information Science","Communication and Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-27201-1_49","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,26]],"date-time":"2019-01-26T16:09:55Z","timestamp":1548518995000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-27201-1_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642272004","9783642272011"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-27201-1_49","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}