{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T04:17:04Z","timestamp":1742444224027,"version":"3.40.1"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642275487"},{"type":"electronic","value":"9783642275494"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-27549-4_71","type":"book-chapter","created":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T01:53:22Z","timestamp":1328061202000},"page":"551-558","source":"Crossref","is-referenced-by-count":2,"title":["State Encoding and Minimization Methodology for Self-Checking Sequential Machines"],"prefix":"10.1007","author":[{"given":"Agata","family":"Brzozowska","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerzy","family":"Greblicki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerzy","family":"Kotowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"71_CR1","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/T-C.1973.223705","volume":"22","author":"D.A. Anderson","year":"1973","unstructured":"Anderson, D.A., Metze, G.: Design of totally self-checking check circuits for m-out-of-n codes. IEEE Transactions on Computers\u00a0C-22, 263\u2013269 (1973)","journal-title":"IEEE Transactions on Computers"},{"key":"71_CR2","unstructured":"Carter, W.C., Schneider, P.R.: Design of dynamically checked computers. In: Proceedings IFIP Conference, Edinburgh, Scotland, pp. 878\u2013883 (August 1968)"},{"key":"71_CR3","first-page":"271","volume":"2","author":"R. David","year":"1978","unstructured":"David, R., Thevenod-Fosse, P.: Design of totaly self-checking asynchronous modular circuits. J. Des. Autom. Fault-Tolerant Comput.\u00a02, 271\u2013278 (1978)","journal-title":"J. Des. Autom. Fault-Tolerant Comput."},{"key":"71_CR4","unstructured":"Diaz, M., de Souza, J.M.: Design of self-checking microprogrammed controls. In: Digest of Papers 5th International FTC Symposium, Paris, France, pp. 1371\u2013142 (June 1975)"},{"key":"71_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/3-540-48254-7_18","volume-title":"Dependable Computing - EDDC-3","author":"J.W. Greblicki","year":"1999","unstructured":"Greblicki, J.W., Piestrak, S.J.: Design of totally self-checking code-disjoint synchronous sequential circuits. In: Hlavicka, J., Maehle, E., Pataricza, A. (eds.) EDDC 1999. LNCS, vol.\u00a01667, pp. 251\u2013266. Springer, Heidelberg (1999)"},{"key":"71_CR6","unstructured":"Greblicki, J.W.: Synthesis of sequential circuits using unordered codes. PhD thesis, Wroclaw University of Technology, Wroclaw (October 2003) (in polish)"},{"key":"71_CR7","first-page":"289","volume-title":"DepCoS \u2013 RELCOMEX 2006","author":"J.W. Greblicki","year":"2006","unstructured":"Greblicki, J.W.: CAD software for designing of totally self checking sequential circuits. In: DepCoS \u2013 RELCOMEX 2006, pp. 289\u2013296. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"71_CR8","unstructured":"Greblicki, J.W., Kotowski, J.: Design of totally self-checking sequential circuits. In: 2nd International Symposium on Logistics and Industrial Informatics (LINDI), Linz, Austria (September 10-11, 2009)"},{"key":"71_CR9","doi-asserted-by":"publisher","first-page":"878","DOI":"10.1109\/43.229762","volume":"12","author":"N.K. Jha","year":"1993","unstructured":"Jha, N.K., Wang, S.-J.: Design and synthesis of self-checking VLSI circuits. IEEE Transactions on Computer\u2013Aided Design of Integrated Circuits\u00a012, 878\u2013887 (1993)","journal-title":"IEEE Transactions on Computer\u2013Aided Design of Integrated Circuits"},{"key":"71_CR10","doi-asserted-by":"crossref","unstructured":"Lai, C.-S., Wey, C.-L.: An efficient output function partitioning algorithm reducing hardware overhead in self-checking circuits and systems. In: Proceedings of 35th Midwest Symposium Circuits System, pp. 1538\u20131541 (1992)","DOI":"10.1109\/MWSCAS.1992.271067"},{"key":"71_CR11","unstructured":"Piestrak, S.J.: PLA implementation of totally self-checking circuits using m-out-of-n codes. In: Proceedings ICCD 1985, International Conference on Computer Design: VLSI in Computers, Port Chester, N.Y, October 1-3, pp. 777\u2013781 (1985)"},{"key":"71_CR12","first-page":"321","volume":"2","author":"J.E. Smith","year":"1977","unstructured":"Smith, J.E.: The design of totally self-checking check circuits for a class of unordered codes. J. Des. Autom. Fault\u2013Tolerant Comput.\u00a02, 321\u2013342 (1977)","journal-title":"J. Des. Autom. Fault\u2013Tolerant Comput."}],"container-title":["Lecture Notes in Computer Science","Computer Aided Systems Theory \u2013 EUROCAST 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-27549-4_71","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:06:42Z","timestamp":1742400402000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-27549-4_71"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642275487","9783642275494"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-27549-4_71","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}