{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:15:22Z","timestamp":1742616922654,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642282546"},{"type":"electronic","value":"9783642282553"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28255-3_48","type":"book-chapter","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T14:39:25Z","timestamp":1329921565000},"page":"437-442","source":"Crossref","is-referenced-by-count":1,"title":["Compact and Power Efficient MOS-NDR Muller C-Elements"],"prefix":"10.1007","author":[{"given":"Juan","family":"N\u00fa\u00f1ez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda J.","family":"Avedillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 M.","family":"Quintana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"23","key":"48_CR1","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1049\/el.2009.1651","volume":"45","author":"J. N\u00fa\u00f1ez","year":"2009","unstructured":"N\u00fa\u00f1ez, J., Avedillo, M.J., Quintana, J.H.: Efficient realization of MOS-NDR threshold logic gates. IET Electronics Letters\u00a045(23), 1158\u20131160 (2009)","journal-title":"IET Electronics Letters"},{"issue":"9","key":"48_CR2","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1049\/el:20063634","volume":"42","author":"K.-J. Gan","year":"2006","unstructured":"Gan, K.-J., et al.: Four-valued memory circuit using three-peak MOS-NDR devices and circuits. IET Electronics Letters\u00a042(9), 514\u2013515 (2006)","journal-title":"IET Electronics Letters"},{"key":"48_CR3","doi-asserted-by":"crossref","unstructured":"Lin, C.-H., et al.: InP-based high speed digital logic gates using an RTD\/HBT heterostructure. In: Proceedings of the Eleventh International Conference on Indium Phosphide and Related Materials, pp. 419\u2013422 (1999)","DOI":"10.1109\/ICIPRM.1999.773722"},{"issue":"2","key":"48_CR4","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1109\/92.238414","volume":"1","author":"T.-Y. Wuu","year":"1993","unstructured":"Wuu, T.-Y., Vrudhla, S.B.K.: A design of a fast and area efficient multi-input Muller C-element. IEEE Transaction on Very Large Scale Integration (VLSI) Systems\u00a01(2), 215\u2013219 (1993)","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for Value Creation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28255-3_48.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T13:22:47Z","timestamp":1742563367000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28255-3_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642282546","9783642282553"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28255-3_48","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2012]]}}}