{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T07:14:03Z","timestamp":1743059643986,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642282928"},{"type":"electronic","value":"9783642282935"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28293-5_10","type":"book-chapter","created":{"date-parts":[[2012,2,11]],"date-time":"2012-02-11T02:15:48Z","timestamp":1328926548000},"page":"111-122","source":"Crossref","is-referenced-by-count":8,"title":["Design Principles for Synthesizable Processor Cores"],"prefix":"10.1007","author":[{"given":"Pascal","family":"Schleuniger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sally A.","family":"McKee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"Karlsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Ahuja, P., Clark, D., Rogers, A.: The performance impact of incomplete bypassing in processor pipelines. In: Proceedings of International Symposium on Microarchitecture MICRO - 28 (1995)","DOI":"10.1109\/MICRO.1995.476811"},{"key":"10_CR2","unstructured":"ARM: ARM Cortex-M1 Frequency and Area, \n                    \n                      http:\/\/www.arm.com\/products\/processors\/cortex-m\/cortex-m1.php\n                    \n                    \n                   (retrieved on October 5, 2011)"},{"key":"10_CR3","unstructured":"Bird, S., Phansalkar, A., John, L., Mercas, A., Idukuru, R.: Performance characterization of SPEC CPU benchmarks on Intel\u2019s Core microarchitecture based processor. In: Proceedings of SPEC Benchmark Workshop (2007)"},{"key":"10_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1301","DOI":"10.1007\/3-540-48311-X_185","volume-title":"Euro-Par\u201999 Parallel Processing","author":"D.A. Connors","year":"1999","unstructured":"Connors, D.A., Puiatti, J.-M., August, D.I., Crozier, K.M., Hwu, W.-m.W.: An architecture framework for introducing predicated execution into embedded microprocessors. In: Amestoy, P.R., Berger, P., Dayd\u00e9, M., Duff, I.S., Frayss\u00e9, V., Giraud, L., Ruiz, D. (eds.) Euro-Par 1999. LNCS, vol.\u00a01685, p. 1301. Springer, Heidelberg (1999)"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Ehliar, A., Karlstrom, P., Liu, D.: A high performance microprocessor with DSP extensions optimized for the Virtex-4 FPGA. In: Proceedings of International Conference on Field Programmable Logic and Applications, FPL-18 (2008)","DOI":"10.1109\/FPL.2008.4630018"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Ehliar, A., Liu, D.: An ASIC perspective on fpga optimizations. In: Proceedings of International Conference on Field Programmable Logic and Applications, FPL-20 (2009)","DOI":"10.1109\/FPL.2009.5272311"},{"key":"10_CR7","unstructured":"Mesa-Martinez, F., et al.: SCOORE santa cruz out-of-order RISC engine, FPGA design issues. In: Proceedings of Workshop on Architectural Research Prototyping WARP, Held in Conjunction with ISCA-33 (2006)"},{"key":"10_CR8","unstructured":"Lattice Semiconductor: Latticemico32 processor reference manual v8.1 (2010), \n                    \n                      http:\/\/www.latticesemi.com\/documents\/lm32_archman.pdf\n                    \n                    \n                   (retrieved on March 25, 2011)"},{"key":"10_CR9","unstructured":"Lattice Semiconductor: LatticeMico32 Product Brief I0186 (2011), \n                    \n                      http:\/\/www.latticesemi.com\/documents\/I0186.pdf\n                    \n                    \n                   (retrieved on October 5, 2011)"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Palacharla, S., Jouppi, N., Smith, J.: Complexity-effective superscalar processors. In: Proceedings of International Symposium on Computer Architecture, ISCA - 24 (1997)","DOI":"10.1145\/264107.264201"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Tong, J., Anderson, I., Khalid, M.: Soft-core processors for embedded systems. In: Proceedings of International Conference on Microelectronics, ICM-18 (2006)","DOI":"10.1109\/ICM.2006.373294"},{"key":"10_CR12","unstructured":"Xilinx: MicroBlaze Processor Reference Guide UG081 v12.0 (2011), \n                    \n                      http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx13_1\/mb_ref_guide.pdf\n                    \n                    \n                   (retrieved on October 5, 2011)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28293-5_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,26]],"date-time":"2019-01-26T19:26:43Z","timestamp":1548530803000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28293-5_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642282928","9783642282935"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28293-5_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}