{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T15:33:46Z","timestamp":1742916826201,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642282928"},{"type":"electronic","value":"9783642282935"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28293-5_18","type":"book-chapter","created":{"date-parts":[[2012,2,11]],"date-time":"2012-02-11T02:15:48Z","timestamp":1328926548000},"page":"212-224","source":"Crossref","is-referenced-by-count":3,"title":["Vertical Link On\/Off Control Methods for Wireless 3-D NoCs"],"prefix":"10.1007","author":[{"given":"Hao","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Matsutani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiro","family":"Take","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Black, B., Annavaram, M., Brekelbaum, N., DeVale, J., Jiang, L., Loh, G.H., McCaule, D., Morrow, P., Nelson, D.W., Pantuso, D., Reed, P., Rupley, J., Shankar, S., Shen, J.P., Webb, C.: Die Stacking (3D) Microarchitecture. In: Proceedings of the International Symposium on Microarchitecture (MICRO 2006), pp. 469\u2013479 (December 2006)","DOI":"10.1109\/MICRO.2006.18"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Kumagai, K., Yang, C., Goto, S., Ikenaga, T., Mabuchi, Y., Yoshida, K.: System-in-Silicon Architecture and its application to an H.264\/AVC motion estimation fort 1080HDTV. In: Proceedings of the International Solid-State Circuits Conference (ISSCC 2006), pp. 430\u2013431 (February 2006)","DOI":"10.1109\/ISSCC.2006.1696226"},{"issue":"6","key":"18_CR3","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"W.R. Davis","year":"2005","unstructured":"Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., Franzon, P.D.: Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design and Test of Computers\u00a022(6), 498\u2013510 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Miura, N., Ishikuro, H., Sakurai, T., Kuroda, T.: A 0.14pJ\/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping. In: Proceedings of the International Solid-State Circuits Conference (ISSCC 2007), pp. 358\u2013359 (February 2007)","DOI":"10.1109\/ISSCC.2007.373442"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Matsutani, H., Take, Y., Sasaki, D., Kimura, M., Ono, Y., Nishiyama, Y., Koibuchi, M., Kuroda, T., Amano, H.: A Vertical Bubble Flow Network using Inductive-Coupling for 3-D CMPs. In: Proceedings of the International Symposium on Networks-on-Chip (NOCS 2011), pp. 49\u201356 (May 2007)","DOI":"10.1145\/1999946.1999955"},{"issue":"3","key":"18_CR6","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1109\/TPDS.2007.43","volume":"18","author":"V. Soteriou","year":"2007","unstructured":"Soteriou, V., Peh, L.-S.: Exploring the Design Space of Self-Regulating Power-Aware On\/Off Interconnection Networks. IEEE Transactions on Parallel and Distributed Systems\u00a018(3), 393\u2013408 (2007)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Kim, E., Yum, K., Link, G., Vijaykrishnan, N., Kandemir, M., Irwin, M., Yousif, M., Das, C.: Energy optimization techniques in cluster interconnects. In: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, ISLPED 2003, pp. 459\u2013464 (August 2003)","DOI":"10.1145\/871619.871620"},{"key":"18_CR8","doi-asserted-by":"publisher","first-page":"479","DOI":"10.1016\/j.vlsi.2009.01.002","volume":"42","author":"S.E. Lee","year":"2009","unstructured":"Lee, S.E., Bagherzadeh, N.: A variable frequency link for a power-aware network-on-chip (NoC). Integr. VLSI J.\u00a042, 479\u2013485 (2009)","journal-title":"Integr. VLSI J."},{"issue":"4","key":"18_CR9","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/TCAD.2011.2110470","volume":"30","author":"H. Matsutani","year":"2011","unstructured":"Matsutani, H., Koibuchi, M., Ikebuchi, D., Usami, K., Nakamura, H., Amano, H.: Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a030(4), 520\u2013533 (2011)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Gebhardt, D., Stevens, K.: Power reduction through physical placement of asynchronous routers. In: 3rd ACM\/IEEE International Symposium on Networks-on-Chip, NoCS 2009, p.\u00a092 (May 2009)","DOI":"10.1109\/NOCS.2009.5071455"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Kim, C., Burger, D., Keckler, S.W.: An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches. In: Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2002), pp. 211\u2013222 (October 2002)","DOI":"10.1145\/635508.605420"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Peh, L.-S., Jha, N.: Garnet: A Detailed Interconnection Network Model inside a Full-system Simulation Framework. Technical Report CE-P08-001. Princeton University (2008)","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"18_CR13","unstructured":"Jin, H., Frumkin, M., Yan, J.: The OpenMP Implementation of NAS Parallel Benchmarks and Its Performane. In: NAS Technical Report NAS-1999 (October 1999)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28293-5_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T12:45:31Z","timestamp":1556369131000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28293-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642282928","9783642282935"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28293-5_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}