{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:36:40Z","timestamp":1761323800468,"version":"3.40.1"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642282928"},{"type":"electronic","value":"9783642282935"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28293-5_9","type":"book-chapter","created":{"date-parts":[[2012,2,11]],"date-time":"2012-02-11T07:15:48Z","timestamp":1328944548000},"page":"98-110","source":"Crossref","is-referenced-by-count":25,"title":["Deterministic Execution Model on COTS Hardware"],"prefix":"10.1007","author":[{"given":"Fr\u00e9d\u00e9ric","family":"Boniol","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hugues","family":"Cass\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Noulard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claire","family":"Pagetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1007\/978-3-642-16256-5_6","volume-title":"Software Technologies for Embedded and Ubiquitous Systems","author":"C. Ballabriga","year":"2010","unstructured":"Ballabriga, C., Cass\u00e9, H., Rochange, C., Sainrat, P.: OTAWA: An Open Toolbox for Adaptive WCET Analysis. In: Min, S.L., Pettit, R., Puschner, P., Ungerer, T. (eds.) SEUS 2010. LNCS, vol.\u00a06399, pp. 35\u201346. Springer, Heidelberg (2010)"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Behrmann, G., David, A., Larsen, K.G., H\u00e5kansson, J., Pettersson, P., Yi, W., Hendriks, M.: UPPAAL 4.0. In: Proceedings of the 3rd International Conference on the Quantitative Evaluation of SysTems (QEST 2006) , pp. 125\u2013126. IEEE Computer Society (2006)","DOI":"10.1109\/QEST.2006.59"},{"key":"9_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1007\/978-3-540-85778-5_12","volume-title":"Formal Modeling and Analysis of Timed Systems","author":"F. Boniol","year":"2008","unstructured":"Boniol, F., Hladik, P.-E., Pagetti, C., Aspro, F., J\u00e9gu, V.: A Framework for Distributing Real-Time Functions. In: Cassez, F., Jard, C. (eds.) FORMATS 2008. LNCS, vol.\u00a05215, pp. 155\u2013169. Springer, Heidelberg (2008)"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, S., Roychoudhury, A., Mitra, T.: Modeling shared cache and bus in multi-cores for timing analysis. In: 13th International Workshop on Software Compilers for Embedded Systems (SCOPES 2010), pp. 1\u201310. ACM (2010)","DOI":"10.1145\/1811212.1811220"},{"key":"9_CR5","unstructured":"Chaudron, J.-B., Saussi\u00e9, D., Siron, P., Adelantado, M.: Real time aircraft simulation using HLA standard - an overview. In: Proceedings of the First Simulation in Aerospace Conference - Toulouse, France (April 2011)"},{"key":"9_CR6","unstructured":"Curic, A.: Implementing Lustre Programs on Distributed Platforms with Real-Time Constraints. PhD thesis, Universit\u00e9 Joseph Fourier, Grenoble (2005)"},{"key":"9_CR7","first-page":"68","volume":"12","author":"J. Ernits","year":"2005","unstructured":"Ernits, J.: Memory arbiter synthesis and verification for a radar memory interface card. Nordic J. of Computing\u00a012, 68\u201388 (2005)","journal-title":"Nordic J. of Computing"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Forget, J., Boniol, F., Lesens, D., Pagetti, C.: A real-time architecture design language for multi-rate embedded control systems. In: SAC, pp. 527\u2013534. ACM (2010)","DOI":"10.1145\/1774088.1774196"},{"key":"9_CR9","unstructured":"Freescale. e600 PowerPC - Reference Manual (2006)"},{"key":"9_CR10","unstructured":"Freescale. MPC8641D: Integrated host processor family reference manual (2008)"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Gries, M.: Modeling a memory subsystem with petri nets: A case study. Hardware Design and Petri Nets, 291\u2013310 (2000)","DOI":"10.1007\/978-1-4757-3143-9_15"},{"issue":"9","key":"9_CR12","doi-asserted-by":"publisher","first-page":"1305","DOI":"10.1109\/5.97300","volume":"79","author":"N. Halbwachs","year":"1991","unstructured":"Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D.: The synchronous dataflow programming language lustre. Proceedings of the IEEE\u00a079(9), 1305\u20131320 (1991)","journal-title":"Proceedings of the IEEE"},{"key":"9_CR13","unstructured":"Heckmann, R., Ferdinand, C.: White paper: WCET prediction by static program analysis (2009)"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Liu, I., Reineke, J., Lee, E.A.: A PRET architecture supporting concurrent programs with composable timing properties. In: 44th Asilomar Conference on Signals, Systems, and Computers (November 2010)","DOI":"10.1109\/ACSSC.2010.5757922"},{"key":"9_CR15","unstructured":"T.\u00a0Mathworks, Simulink: User\u2019s Guide"},{"key":"9_CR16","unstructured":"Metzlaff, S., Mische, J., Ungerer, T.: A real-time capable many-core model. In: Proceedings of the 32nd IEEE Real-Time Systems Symposium (RTSS 2011), Session Work in Progress (2011)"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Pellizzoni, R., Betti, E., Bak, S., Yao, G., Criswell, J., Caccamo, M., Kegley, R.: A predictable execution model for COTS-based embedded systems. In: 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011 (2011)","DOI":"10.1109\/RTAS.2011.33"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P.R., Owens, J.D.: Memory access scheduling. In: 27th International Symposium on Computer Architecture (ISCA 2000), pp. 128\u2013138 (2000)","DOI":"10.1145\/342001.339668"},{"issue":"3","key":"9_CR19","first-page":"109","volume":"2","author":"C. Rochange","year":"2007","unstructured":"Rochange, C., Sainrat, P.: A Context-Parameterized Model for Static Analysis of Execution Times. Transactions on High-Performance Embedded Architecture and Compilation\u00a02(3), 109\u2013128 (2007)","journal-title":"Transactions on High-Performance Embedded Architecture and Compilation"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Schranzhofer, A., Chen, J.-J., Thiele, L.: Timing analysis for TDMA arbitration in resource sharing systems. In: 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), Stockholm, Sweden (2010)","DOI":"10.1109\/RTAS.2010.24"},{"key":"9_CR21","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1145\/280277.280278","volume":"30","author":"D.B. Skillicorn","year":"1998","unstructured":"Skillicorn, D.B., Talia, D.: Models and languages for parallel computation. ACM Computing Surveys\u00a030, 123\u2013169 (1998)","journal-title":"ACM Computing Surveys"},{"issue":"5","key":"9_CR22","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T. Ungerrer","year":"2010","unstructured":"Ungerrer, T., Cazorla, F.J., Sainrat, P., Bernat, G., Petrov, Z., Cass\u00e9, H., Rochange, C., Quinones, E., Uhrig, S., Gerdes, M., Guliashvili, I., Houston, M., Kluge, F., Metzlaff, S., Mische, J., Paolieri, M., Wolf, J.: MERASA: Multi-core execution of hard real-time applications supporting analysability. IEEE Micro.\u00a030(5), 66\u201375 (2010)","journal-title":"IEEE Micro."},{"key":"9_CR23","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R. Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstr\u00f6m, P.: The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst.\u00a07, 36:1\u201336:53 (2008)","journal-title":"ACM Trans. Embed. Comput. Syst."}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28293-5_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T13:39:20Z","timestamp":1742477960000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28293-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642282928","9783642282935"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28293-5_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}