{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T04:14:14Z","timestamp":1742789654582,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642283642"},{"type":"electronic","value":"9783642283659"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_1","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"1-12","source":"Crossref","is-referenced-by-count":2,"title":["Automating Reconfiguration Chain Generation for SRL-Based Run-Time Reconfiguration"],"prefix":"10.1007","author":[{"given":"Karel","family":"Heyse","sequence":"first","affiliation":[]},{"given":"Brahim Al","family":"Farisi","sequence":"additional","affiliation":[]},{"given":"Karel","family":"Bruneel","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Bruneel, K., Heirman, W., Stroobandt, D.: Dynamic Data Folding with Parametrizable FPGA Configurations. ACM TODAES\u00a016, 43:1\u201343:29 (2011)","DOI":"10.1145\/2003695.2003703"},{"key":"1_CR2","unstructured":"Dynamic Constant Coefficient Multiplier v2.0. Xilinx (2000)"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Abouelella, F., Bruneel, K., Stroobandt, D.: Towards a More Efficient Run-Time FPGA Configuration Generation. In: Proceedings of ParCo 2009, pp. 113\u2013116 (2009)","DOI":"10.3233\/978-1-60750-530-3-624"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Al Farisi, B., Bruneel, K., Devos, H., Stroobandt, D.: Automatic Tool Flow for Shift-Register-LUT Reconfiguration. In: Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, p. 287 (2010)","DOI":"10.1145\/1723112.1723175"},{"key":"1_CR5","first-page":"474","volume":"27","author":"J. Potvin","year":"1989","unstructured":"Potvin, J., Lapalme, G., Rousseau, J.: A Generalized K-Opt Exchange Procedure for the mTSP. INFOR\u00a027, 474\u2013481 (1989)","journal-title":"INFOR"},{"key":"1_CR6","first-page":"2499","volume":"E82-A","author":"S. Kobayashi","year":"1999","unstructured":"Kobayashi, S., Edahiro, M., Kubo, M.: A VLSI Scan-Chain Optimization Algorithm for Multiple Scan-Paths. IEICE Trans. Fund.\u00a0E82-A, 2499\u20132504 (1999)","journal-title":"IEICE Trans. Fund."},{"key":"1_CR7","first-page":"317","volume":"22","author":"K. Rahimi","year":"2003","unstructured":"Rahimi, K., Soma, M.: Layout Driven Synthesis of Multiple Scan Chains. IEEE TCAD\u00a022, 317\u2013326 (2003)","journal-title":"IEEE TCAD"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Song, C., Lee, K., Lee, W.D.: Extended Simulated Annealing for Augmented TSP and Multi-salesmen TSP. In: Proceedings of IJCNN 2003, vol.\u00a03, pp. 2340\u20132343 (2003)","DOI":"10.1109\/IJCNN.2003.1223777"},{"key":"1_CR9","doi-asserted-by":"publisher","first-page":"975","DOI":"10.1007\/BF01009452","volume":"34","author":"S. Kirkpatrick","year":"1984","unstructured":"Kirkpatrick, S.: Optimization by Simulated Annealing: Quantitative Studies. Journal of Statistical Physics\u00a034, 975\u2013986 (1984)","journal-title":"Journal of Statistical Physics"},{"key":"1_CR10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell (1999)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T18:53:12Z","timestamp":1742755992000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}