{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T14:18:46Z","timestamp":1743085126553,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642283642"},{"type":"electronic","value":"9783642283659"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_12","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"138-150","source":"Crossref","is-referenced-by-count":2,"title":["ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs"],"prefix":"10.1007","author":[{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"first","affiliation":[]},{"given":"Shintaro","family":"Sano","sequence":"additional","affiliation":[]},{"given":"Yoshito","family":"Sakaguchi","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Fujieda","sequence":"additional","affiliation":[]},{"given":"Kenji","family":"Kise","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Cell broadband engine, http:\/\/cell.scei.co.jp\/","key":"12_CR1"},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"N.L. Binkert","year":"2006","unstructured":"Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The M5 Simulator: Modeling Networked Systems. IEEE Micro\u00a026, 52\u201360 (2006)","journal-title":"IEEE Micro"},{"key":"12_CR3","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/1577129.1577133","volume":"37","author":"M. Monchiero","year":"2009","unstructured":"Monchiero, M.: How to simulate 1000 cores. SIGARCH Comput. Archit. News\u00a037, 10\u201319 (2009)","journal-title":"SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Pellauer, M., Adler, M., Kinsy, M., Parashar, A., Emer, J.: Hasim: Fpga-based high-detail multicore simulation using time-division multiplexing. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA), pp. 406\u2013417 (February 2011)","key":"12_CR4","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"12_CR5","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1145\/1344671.1344685","volume-title":"Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, FPGA 2008","author":"M. Pellauer","year":"2008","unstructured":"Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: A-ports: an efficient abstraction for cycle-accurate performance models on fpgas. In: Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, FPGA 2008, pp. 87\u201396. ACM, New York (2008)"},{"doi-asserted-by":"crossref","unstructured":"Raghav, S., Ruggiero, M., Atienza, D., Pinto, C., Marongiu, A., Benini, L.: Scalable instruction set simulator for thousand-core architectures running on gpgpus. In: 2010 International Conference on High Performance Computing and Simulation (HPCS), pp. 459\u2013466 (2010)","key":"12_CR6","DOI":"10.1109\/HPCS.2010.5547092"},{"doi-asserted-by":"crossref","unstructured":"Sano, S., Sano, M., Sato, S., Miyoshi, T., Kise, K.: Pattern-based systematic task mapping for many-core processors. In: 2010 First International Conference on Networking and Computing (ICNC), pp. 173\u2013178 (November 2010)","key":"12_CR7","DOI":"10.1109\/IC-NC.2010.33"},{"key":"12_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1007\/978-3-642-19475-7_37","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"N. Sonmez","year":"2011","unstructured":"Sonmez, N., Arcas, O., Sayilar, G., Unsal, O., Cristal, A., Hur, I., Singh, S., Valero, M.: From Plasma to BeeFarm: Design Experience of an FPGA-Based Multicore Prototype. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds.) ARC 2011. LNCS, vol.\u00a06578, pp. 350\u2013362. Springer, Heidelberg (2011)"},{"key":"12_CR9","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1145\/2082156.2082166","volume":"39","author":"S. Takamaeda-Yamazaki","year":"2011","unstructured":"Takamaeda-Yamazaki, S., Sasakawa, R., Sakaguchi, Y., Kise, K.: An FPGA-based scalable simulation accelerator for tile architectures. SIGARCH Comput. Archit. News\u00a039, 38\u201343 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"12_CR10","first-page":"463","volume-title":"DAC 2010: Proceedings of the 47th Design Automation Conference","author":"Z. Tan","year":"2010","unstructured":"Tan, Z., Waterman, A., Avizienis, R., Lee, Y., Cook, H., Patterson, D., Asanovi\u0107, K.: RAMP gold: an FPGA-based architecture simulator for multiprocessors. In: DAC 2010: Proceedings of the 47th Design Automation Conference, pp. 463\u2013468. ACM, New York (2010)"},{"doi-asserted-by":"crossref","unstructured":"Uehara, K., Sato, S., Miyoshi, T., Kise, K.: A Study of an Infrastructure for Research and Development of Many-Core Processors. In: Workshop on Ultra Performance and Dependable Acceleration Systems Held in Conjunction with PDCAT 2009, pp. 414\u2013419 (2009)","key":"12_CR11","DOI":"10.1109\/PDCAT.2009.77"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,6]],"date-time":"2022-01-06T02:08:46Z","timestamp":1641434926000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}