{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:54:44Z","timestamp":1772121284522,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642283642","type":"print"},{"value":"9783642283659","type":"electronic"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_20","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"239-250","source":"Crossref","is-referenced-by-count":7,"title":["A High Throughput FPGA-Based Implementation of the Lanczos Method for the Symmetric Extremal Eigenvalue Problem"],"prefix":"10.1007","author":[{"given":"Abid","family":"Rafique","sequence":"first","affiliation":[]},{"given":"Nachiket","family":"Kapre","sequence":"additional","affiliation":[]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"20_CR1","doi-asserted-by":"crossref","unstructured":"Underwood, K.: FPGAs vs. CPUs: trends in peak floating-point performance. In: Proc. ACM\/SIGDA 12th International Symposium on Field programmable Gate Arrays, pp. 171\u2013180 (2004)","DOI":"10.1145\/968280.968305"},{"key":"20_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/978-3-540-78610-8_10","volume-title":"Reconfigurable Computing: Architecture, Tools, and Applications","author":"A.R. Lopes","year":"2008","unstructured":"Lopes, A.R., Constantinides, G.A.: A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol.\u00a04943, pp. 75\u201386. Springer, Heidelberg (2008)"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Boland, D., Constantinides, G.: An FPGA-based implementation of the MINRES algorithm. In: Proc. Field Programmable Logic and Applications, pp. 379\u2013384 (2008)","DOI":"10.1109\/FPL.2008.4629967"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Kapre, N., DeHon, A.: Parallelizing sparse Matrix Solve for SPICE circuit simulation using FPGAs. In: Proc. Field-Programmable Technology, pp. 190\u2013198 (2009)","DOI":"10.1109\/FPT.2009.5377665"},{"key":"20_CR5","volume-title":"Matrix Computations","author":"G.H. Golub","year":"1996","unstructured":"Golub, G.H., Van Loan, C.F.: Matrix Computations, 3rd edn. The Johns Hopkins University Press, Baltimore (1996)","edition":"3"},{"issue":"3","key":"20_CR6","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1023\/A:1013777203597","volume":"21","author":"K.C. Toh","year":"1999","unstructured":"Toh, K.C.: A note on the calculation of step-lengths in interior-point methods for semidefinite programming. J. Computational Optimization and Applications\u00a021(3), 301\u2013310 (1999)","journal-title":"J. Computational Optimization and Applications"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Zeng, Y., Koh, C.L., Liang, Y.C.: Maximum eigenvalue detection: theory and application. In: Proc. IEEE International Conference on Communications, pp. 4160\u20134164 (2008)","DOI":"10.1109\/ICC.2008.781"},{"key":"20_CR8","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611971446","volume-title":"Applied numerical linear algebra","author":"J.W. Demmel","year":"1997","unstructured":"Demmel, J.W.: Applied numerical linear algebra. Society for Industrial and Applied Mathematics, Philadelphia (1997)"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Ahmedsaid, A., Amira, A., Bouridane, A.: Improved SVD systolic array and implementation on FPGA. In: Proc. Field-Programmable Technology, pp. 35\u201342 (2003)","DOI":"10.1109\/FPT.2003.1275729"},{"key":"20_CR10","unstructured":"Liu, Y., Bouganis, C.S., Cheung, P.Y.K., Leong, P.H.W., Motley, S.J.: Hardware efficient architectures for eigenvalue computation. In: Proc. Design Automation & Test in Europe, p. 202 (2006)"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Bravo, I., Jim\u00e9nez, P., Mazo, M., L\u00e1zaro, J.L., Gardel, A.: Implementation in FPGAs of Jacobi method to solve the eigenvalue and eigenvector problem. In: Proc. Field Programmable Logic and Applications, pp. 1\u20134 (2006)","DOI":"10.1109\/FPL.2006.311301"},{"issue":"1-4","key":"20_CR12","doi-asserted-by":"publisher","first-page":"683","DOI":"10.1080\/10556789908805769","volume":"11","author":"B. Brochers","year":"1999","unstructured":"Brochers, B.: SDPLIB 1.2, a library of semidefinite programming test problems. Optimization Methods and Software\u00a011(1-4), 683\u2013690 (1999)","journal-title":"Optimization Methods and Software"},{"key":"20_CR13","unstructured":"Intel Math Kernel Library 10.2.4.032 (2010), http:\/\/software.intel.com\/en-us\/articles\/intel-mkl\/"},{"key":"20_CR14","unstructured":"CUBLAS 3.2 (2010), http:\/\/developer.download.nvidia.com\/compute\/cuda\/3_2_prod\/toolkit\/docs\/CUBLAS_Library.pdf"},{"key":"20_CR15","unstructured":"Intel microprocessor export compliance metrics (2010), http:\/\/download.intel.com\/support\/processors\/xeon\/sb\/xeon_5600.pdf"},{"key":"20_CR16","unstructured":"Nvidia Tesla C2050 (2010), http:\/\/www.nvidia.com\/docs\/IO\/43395\/NV_DS_Tesla_C2050_C2070_jul10_lores.pdf"},{"key":"20_CR17","unstructured":"Sundararajan, P.: High Performance Computing using FPGAs (2010), http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp375_HPC_Using_FPGAs.pdf"},{"key":"20_CR18","unstructured":"Anzt, H., Hahn, T., Heuveline, V., Rocker, B.: GPU Accelerated Scientific Computing: Evaluation of the NVIDIA Fermi Architecture; Elementary Kernels and Linear Solvers, KIT (2010)"},{"key":"20_CR19","doi-asserted-by":"crossref","unstructured":"Caspi, E., Chu, M., Huang, R., Yeh, J., Wawrzynek, J., DeHon, A.: Stream computations organized for reconfigurable execution (SCORE). In: Proc. Field Programmable Logic and Applications, pp. 605\u2013614 (2000)","DOI":"10.1007\/3-540-44614-1_65"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T18:53:19Z","timestamp":1742755999000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}