{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T04:13:35Z","timestamp":1742789615314,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642283642"},{"type":"electronic","value":"9783642283659"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_25","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"302-313","source":"Crossref","is-referenced-by-count":6,"title":["High Performance Reconfigurable Architecture for Double Precision Floating Point Division"],"prefix":"10.1007","author":[{"given":"Manish Kumar","family":"Jaiswal","sequence":"first","affiliation":[]},{"given":"Ray C. C.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","unstructured":"Altera: Stratix II vs. Virtex-4 Density Comparison. White Paper (2005), http:\/\/www.altera.com\/literature\/wp\/wpstxiixlnx.pdf"},{"key":"25_CR2","doi-asserted-by":"crossref","unstructured":"Antelo, E., Lang, T., Montuschi, P., Nannarelli, A.: Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture. In: 17th IEEE Symposium on Computer Arithmetic, pp. 147\u2013154 (June 2005)","DOI":"10.1109\/ARITH.2005.29"},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"Ercegovac, M., Muller, J., Tisserand, A.: Simple Seed Architectures for Reciprocal and Square Root Reciprocal. In: Conference Record of the Thirty-Ninth Asilomar Conference on Signals, Systems and Computers, pp. 1167\u20131171 (November 2005)","DOI":"10.1109\/ACSSC.2005.1599944"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Goldberg, R., Even, G., Seidel, P.: An FPGA implementation of pipelined multiplicative division with IEEE Rounding. In: 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), pp. 185\u2013196 (April 2007)","DOI":"10.1109\/FCCM.2007.59"},{"key":"25_CR5","unstructured":"Govindu, G., Choi, S., Prasanna, V.K.: Efficient Floating-Point Based Block LU Decomposition on FPGAs. In: Proceedings of the 11th Reconfigurable Architectures Workshop, New Mexico, USA (2004)"},{"key":"25_CR6","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1145\/968280.968304","volume-title":"Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA 2004)","author":"Z. Guo","year":"2004","unstructured":"Guo, Z., Najjar, W., Vahid, F., Vissers, K.: A quantitative analysis of the speedup factors of FPGAs over processors. In: Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA 2004), pp. 162\u2013170. ACM, New York (2004)"},{"key":"25_CR7","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1109\/TVLSI.2007.891099","volume":"15","author":"K.S. Hemmert","year":"2007","unstructured":"Hemmert, K.S., Underwood, K.D.: Floating-point divider design for fpgas. IEEE Trans. Very Large Scale Integr. Syst.\u00a015, 115\u2013118 (2007), http:\/\/dl.acm.org\/citation.cfm?id=1553802.1553814","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"25_CR8","doi-asserted-by":"crossref","unstructured":"Hopf, J.: A parameterizable HandelC divider generator for FPGAs with embedded hardware multipliers. In: Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology, pp. 355\u2013358 (December 2004)","DOI":"10.1109\/FPT.2004.1393298"},{"key":"25_CR9","unstructured":"IEEE: IEEE standard for binary floating-point arithmetic. ANSI\/IEEE Std 754- (August 1985)"},{"key":"25_CR10","unstructured":"IEEE: IEEE standard Floating-Point Arithmetic. IEEE Std 754-2008 pp. 1\u201358 (August 2008)"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"Jaiswal, M.K., Chandrachoodan, N.: FPGA Based High Performance and Scalable Block LU Decomposition Architecture. IEEE Transactions on Computers\u00a099 (2011)","DOI":"10.1109\/TC.2011.24"},{"issue":"6","key":"25_CR12","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1049\/ip-cdt:19941386","volume":"141","author":"P. Montuschi","year":"1994","unstructured":"Montuschi, P., Ciminiera, L., Giustina, A.: Division unit with Newton-Raphson approximation and digit-by-digit refinement of the quotient. IEE Proceedings Computers and Digital Techniques\u00a0141(6), 317\u2013324 (1994)","journal-title":"IEE Proceedings Computers and Digital Techniques"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"Parizi, H., Niktash, A., Kamalizad, A., Bagherzadeh, N.: A Reconfigurable Architecture for Wireless Communication Systems. In: Third International Conference on Information Technology: New Generations, pp. 250\u2013255 (2006)","DOI":"10.1109\/ITNG.2006.16"},{"key":"25_CR14","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1145\/1185448.1185555","volume-title":"Proceedings of the 44th Annual Southeast Regional Conference ACM-SE 44","author":"A.J. Thakkar","year":"2006","unstructured":"Thakkar, A.J., Ejnioui, A.: Pipelining of double precision floating point division and square root operations. In: Proceedings of the 44th Annual Southeast Regional Conference ACM-SE 44, pp. 488\u2013493. ACM, New York (2006), http:\/\/doi.acm.org\/10.1145\/1185448.1185555"},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"Venishetti, S.K., Akoglu, A.: Highly parallel fpga based ieee-754 compliant double-precision floating-point division. In: ERSA 2008, pp. 159\u2013165 (2008)","DOI":"10.1109\/FPT.2007.4439243"},{"key":"25_CR16","doi-asserted-by":"crossref","unstructured":"Wang, X., Braganza, S., Leeser, M.: Advanced Components in the Variable Precision Floating-Point Library. In: 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2006), pp. 249\u2013258 (April 2006)","DOI":"10.1109\/FCCM.2006.21"},{"key":"25_CR17","unstructured":"Wang, X., Nelson, B.: Tradeoffs of designing floating-point division and square root on Virtex FPGAs. In: 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2003), pp. 195\u2013203 (April 2003)"},{"key":"25_CR18","unstructured":"Xilinx: Xilinx Floating-Point IP Core, http:\/\/www.xilinx.com"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T18:53:09Z","timestamp":1742755989000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}