{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:49:29Z","timestamp":1725670169693},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642283642"},{"type":"electronic","value":"9783642283659"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_35","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"379-384","source":"Crossref","is-referenced-by-count":2,"title":["CRAIS: A Crossbar Based Adaptive Interconnection Scheme"],"prefix":"10.1007","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Xiaojing","family":"Feng","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"35_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. IEEE Computer\u00a035(1), 70\u201378 (2002)","journal-title":"IEEE Computer"},{"issue":"10","key":"35_CR2","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","volume":"27","author":"W. Wolf","year":"2008","unstructured":"Wolf, W., Jerraya, A.A., Martin, G.: Multiprocessor System-on-Chip (MPSoC) Technology. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a027(10), 1701\u20131713 (2008)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"35_CR3","first-page":"684","volume-title":"Proceedings of the 38th annual Design Automation Conference. (DAC 2001)","author":"W.J. Dally","year":"2001","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th annual Design Automation Conference (DAC 2001), pp. 684\u2013689. ACM, Las Vegas (2001)"},{"key":"35_CR4","unstructured":"Rosinger, H.P.: Connecting Customized IP to the MicroBlaze Soft Processor Using the Fast Simplex Link (FSL) Channel. Technical report, Xilinx Inc. (2004)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T00:20:24Z","timestamp":1556497224000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}