{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T04:13:47Z","timestamp":1742789627819,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642283642"},{"type":"electronic","value":"9783642283659"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_4","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"40-52","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting Both Pipelining and Data Parallelism with SIMD Reconfigurable Architecture"],"prefix":"10.1007","author":[{"given":"Yongjoo","family":"Kim","sequence":"first","affiliation":[]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jinyong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Toan X.","family":"Mai","sequence":"additional","affiliation":[]},{"given":"Ingoo","family":"Heo","sequence":"additional","affiliation":[]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","first-page":"166","volume-title":"PACT 2008","author":"H. Park","year":"2008","unstructured":"Park, H., Fan, K., Mahlke, S.A., Oh, T., Kim, H., Kim, H.-S.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: PACT 2008, pp. 166\u2013176. ACM, New York (2008)"},{"key":"4_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1007\/978-3-540-71431-6_3","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"K. Wu","year":"2007","unstructured":"Wu, K., Kanstein, A., Madsen, J., Berekovi\u0107, M.: MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol.\u00a04419, pp. 26\u201338. Springer, Heidelberg (2007)"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Park, H., Park, Y., Mahlke, S.: Polymorphic pipeline array: A flexible multicore accelerator with virtualized execution for mobile multimedia applications. In: MICRO-42, pp. 370\u2013380 (December 2009)","DOI":"10.1145\/1669112.1669160"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Kim, Y., Lee, J., Mai, T.X., Paek, Y.: Improving performance of nested loops on reconfigurable array processors. ACM Transactions on Architecture and Code Optimization (2012)","DOI":"10.1145\/2086696.2086711"},{"key":"4_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume-title":"Field Programmable Logic and Application","author":"B. Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 61\u201370. Springer, Heidelberg (2003)"},{"key":"4_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/978-3-642-11515-8_14","volume-title":"High Performance Embedded Architectures and Compilers","author":"Y. Kim","year":"2010","unstructured":"Kim, Y., Lee, J., Shrivastava, A., Yoon, J., Paek, Y.: Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays. In: Patt, Y.N., Foglia, P., Duesterwald, E., Faraboschi, P., Martorell, X. (eds.) HiPEAC 2010. LNCS, vol.\u00a05952, pp. 171\u2013185. Springer, Heidelberg (2010)"},{"issue":"4","key":"4_CR7","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1145\/1755951.1755892","volume":"45","author":"Y. Kim","year":"2010","unstructured":"Kim, Y., Lee, J., Shrivastava, A., Paek, Y.: Operation and data mapping for cgras with multi-bank memory. SIGPLAN Not.\u00a045(4), 17\u201326 (2010)","journal-title":"SIGPLAN Not."},{"key":"4_CR8","doi-asserted-by":"publisher","first-page":"1234","DOI":"10.1109\/12.966497","volume":"50","author":"R. Barua","year":"2001","unstructured":"Barua, R., Lee, W., Amarasinghe, S., Agarawal, A.: Compiler support for scalable and efficient memory systems. IEEE Trans. Comput.\u00a050, 1234\u20131247 (2001)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"4_CR9","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/40.526924","volume":"16","author":"A. Peleg","year":"1996","unstructured":"Peleg, A., Weiser, U.: MMX technology extension to the intel architecture. IEEE Micro\u00a016(4), 42\u201350 (1996)","journal-title":"IEEE Micro"},{"issue":"5","key":"4_CR10","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Chaves Filho, E.M.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput.\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"4_CR11","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/MM.2007.22","volume":"27","author":"Y. Lin","year":"2007","unstructured":"Lin, Y., Lee, H., Woh, M., Harel, Y., Mahlke, S., Mudge, T., Chakrabarti, C., Flautner, K.: Soda: A high-performance dsp architecture for software-defined radio. IEEE Micro\u00a027(1), 114\u2013123 (2007)","journal-title":"IEEE Micro"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Woh, M., Seo, S., Mahlke, S., Mudge, T., Chakrabarti, C., Flautner, K.: Anysp: anytime anywhere anyway signal processing. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 128\u2013139. ACM (2009)","DOI":"10.1145\/1555754.1555773"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Dasika, G., Woh, M., Seo, S., Clark, N., Mudge, T., Mahlke, S.: Mighty-morphing power-SIMD. In: Proceedings of the 2010 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 67\u201376. ACM (2010)","DOI":"10.1145\/1878921.1878934"},{"key":"4_CR14","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s11265-008-0297-0","volume":"62","author":"S. Kyo","year":"2011","unstructured":"Kyo, S., Okazaki, S.: IMAPCAR: A 100 gops in-vehicle vision processor based on 128 ring connected four-way VLIW processing elements. J. Signal Process. Syst.\u00a062, 5\u201316 (2011)","journal-title":"J. Signal Process. Syst."},{"key":"4_CR15","doi-asserted-by":"crossref","first-page":"167","DOI":"10.3233\/EMC-2006-00032","volume":"2","author":"H. Fatemi","year":"2006","unstructured":"Fatemi, H., Mesman, B., Corporaal, H., Jonker, P.: RC-SIMD: Reconfigurable communication SIMD architecture for image processing applications. Journal of Embedded Computing\u00a02, 167\u2013179 (2006)","journal-title":"Journal of Embedded Computing"},{"key":"4_CR16","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2008.49","volume":"28","author":"B. Bougard","year":"2008","unstructured":"Bougard, B., De Sutter, B., Verkest, D., Van der Perre, L., Lauwereins, R.: A coarse-grained array accelerator for software-defined radio baseband processing. IEEE Micro\u00a028, 41\u201350 (2008)","journal-title":"IEEE Micro"},{"key":"4_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N. Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. SIGARCH Comput. Archit. News\u00a039, 1\u20137 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"4_CR18","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1145\/1105734.1105748","volume":"33","author":"D. Wang","year":"2005","unstructured":"Wang, D., Ganesh, B., Tuaycharoen, N., Baynes, K., Jaleel, A., Jacob, B.: Dramsim: a memory system simulator. SIGARCH Comput. Archit. News\u00a033, 100\u2013107 (2005)","journal-title":"SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T18:52:51Z","timestamp":1742755971000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}