{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:49:31Z","timestamp":1725670171560},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642283642"},{"type":"electronic","value":"9783642283659"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28365-9_8","type":"book-chapter","created":{"date-parts":[[2012,3,22]],"date-time":"2012-03-22T20:56:38Z","timestamp":1332449798000},"page":"89-101","source":"Crossref","is-referenced-by-count":16,"title":["PPMC: A Programmable Pattern Based Memory Controller"],"prefix":"10.1007","author":[{"given":"Tassadaq","family":"Hussain","sequence":"first","affiliation":[]},{"given":"Muhammad","family":"Shafiq","sequence":"additional","affiliation":[]},{"given":"Miquel","family":"Peric\u00e0s","sequence":"additional","affiliation":[]},{"given":"Nacho","family":"Navarro","sequence":"additional","affiliation":[]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Roth, A., Sohi, G.S.: Effective jump-pointer prefetching for linked data structures. In: ISCA 1999 Proceedings of the 26th Annual International Symposium on Computer Architecture (May 1999)","DOI":"10.1145\/307338.300989"},{"key":"8_CR2","unstructured":"Chai, S.M., Bellas, N., Dwyer, M., Linzmeier, D.: Stream Memory Subsystem in Reconfigurable Platforms (2006)"},{"key":"8_CR3","unstructured":"Altera Corporation: Scatter-Gather DMA Controller Core, Quartus II 9.1 (November 2009)"},{"key":"8_CR4","unstructured":"Gannon, D., Jalby, W., Gallivan, K.: Strategies for Cache and Local Memory Management by Global Program Rransformation. Journal of Parallel and Distributed Computing"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Gou, C., Kuzmanov, G., Gaydadjiev, G.N.: SAMS multi-layout memory: providing multiple views of data to boost SIMD performance (2010)","DOI":"10.1145\/1810085.1810111"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Coole, J., Wernsing, J., Stitt, G.: A Traversal Cache Framework for FPGA Acceleration of Pointer Data Structures: A Case Study on Barnes-Hut N-body Simulation. In: International Conference on Reconfigurable Computing and FPGAs (2009)","DOI":"10.1109\/ReConFig.2009.68"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Carter, J., Hsieh, W., Stoller, L., Swanson, M., Zhang, L., Brunvand, E., Davis, A., Kuo, C.-C., Kuramkote, R., Parker, M., Schaelicke, L., Tateyama, T.: Impulse: Building a Smarter Memory Controller. In: Fifth International Symposium on High Performance Computer Architecture, HPCA-5 (January 1999)","DOI":"10.1109\/HPCA.1999.744334"},{"key":"8_CR8","unstructured":"Farkas, K.I., Jouppi, N.P., Chow, P.: How Useful Are Non-blocking Loads, Stream Buffers, and Speculative Execution in Multiple Issue Processors? (1995)"},{"key":"8_CR9","unstructured":"Lattice Semiconductor Corporation: Scatter-Gather Direct Memory Access Controller IP Core Users Guide (October 2010)"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Shafiq, M., Pericas, M., de la Cruz, R., Araya-Polo, M., Navarro, N., Ayguade, E.: Exploiting Memory Customization in FPGA for 3D Stencil Computations (2009)","DOI":"10.1109\/FPT.2009.5377644"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Jouppi, N.: Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers (1990)","DOI":"10.1145\/325164.325162"},{"key":"8_CR12","unstructured":"Riverside Optimizing Compiler for Configurable Computing (ROCCC), http:\/\/www.jacquardcomputing.com\/roccc\/"},{"key":"8_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/3-540-44687-7_41","volume-title":"Field-Programmable Logic and Applications","author":"S. Derrien","year":"2001","unstructured":"Derrien, S., Rajopadhye, S.: Loop Tiling for Reconfigurable Accelerators. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 398\u2013408. Springer, Heidelberg (2001)"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Stitt, G., Chaudhari, G., Coole, J.: Traversal Caches: A First Step Towards FPGA Acceleration of Pointer-Based Data Structures (2008)","DOI":"10.1145\/1450135.1450150"},{"key":"8_CR15","unstructured":"Xilinx: Channelized Direct Memory Access and Scatter Gather (February 2010)"},{"key":"8_CR16","unstructured":"Xilinx: Memory Interface Solutions (December 2009)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28365-9_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,6]],"date-time":"2022-01-06T02:08:24Z","timestamp":1641434904000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28365-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642283642","9783642283659"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28365-9_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}