{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:46:53Z","timestamp":1725662813652},"publisher-location":"Berlin, Heidelberg","reference-count":55,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642285653"},{"type":"electronic","value":"9783642285660"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28566-0_10","type":"book-chapter","created":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T09:54:23Z","timestamp":1330077263000},"page":"233-257","source":"Crossref","is-referenced-by-count":0,"title":["Adaptation Strategies in Multiprocessors System on Chip"],"prefix":"10.1007","author":[{"given":"Remi","family":"Busseuil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel Marchesan","family":"Almeida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Ost","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sameer","family":"Varyani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Robert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Wolf, W.: The Future of Multiprocessor Systems-on-Chips. In: Design Automation and Test in Europe (DATE 2004), pp. 681\u2013685 (2004)","key":"10_CR1","DOI":"10.1145\/996566.996753"},{"doi-asserted-by":"crossref","unstructured":"Marculescu, R., et al.: Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a028 (2009)","key":"10_CR2","DOI":"10.1109\/TCAD.2008.2010691"},{"doi-asserted-by":"crossref","unstructured":"Beraha, R., Walter, I., Cidon, I., Kolodny, A.: Leveraging Application-Level Requirements in the Design of a NoC for a 4G SoC - a Case Study. In: Design, Automation and Test in Europe (DATE 2010), pp. 1\u20136 (2010)","key":"10_CR3","DOI":"10.1109\/DATE.2010.5457033"},{"key":"10_CR4","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/TCAD.2009.2034348","volume":"29","author":"C.-L. Chou","year":"2010","unstructured":"Chou, C.-L., Marculescu, R.: Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD)\u00a029, 78\u201391 (2010)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"doi-asserted-by":"crossref","unstructured":"Singh, A.K., et al.: Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. Journal of Systems Architecture\u00a056 (2010)","key":"10_CR5","DOI":"10.1016\/j.sysarc.2010.04.007"},{"doi-asserted-by":"crossref","unstructured":"Almeida, G.M., Sassatelli, G., Benoit, P., Saint-Jean, N., Varyani, S., Torres, L., Robert, M.: An adaptive message passing mpsoc framework. International Journal of Reconfigurable Computing, 1\u201320 (2009)","key":"10_CR6","DOI":"10.1155\/2009\/242981"},{"unstructured":"Faruque, M.A., et al.: ADAM: Run-time Agent-based Distributed Application Mapping for on-chip Communication. In: DAC 2008 (2008)","key":"10_CR7"},{"doi-asserted-by":"crossref","unstructured":"Bertozzi, S., Acquaviva, A., Bertozzi, D., Poggiali, A.: Supporting task migration in multi-processor systems-on-chip: A feasibility study. In: DATE 2006: Design, Automation and Test in Europe, pp. 1\u20136 (2006)","key":"10_CR8","DOI":"10.1109\/DATE.2006.243952"},{"doi-asserted-by":"crossref","unstructured":"Barcelos, D., Bri\u00e3o, E.W., Wagner, F.R.: A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs. In: Proceedings of the 20th Annual Conference on Integrated Circuits and Systems Design, SBCCI 2007, pp. 282\u2013287 (2007)","key":"10_CR9","DOI":"10.1145\/1284480.1284557"},{"doi-asserted-by":"crossref","unstructured":"Cuesta, D., Rodrigo, A., Luis, J., Perez, H., Ignacio, J., Atienza Alonso, D., Acquaviva, A., Macii, E.: Adaptive Task Migration Policies for Thermal control in MPSoCs. In: IEEE 2010 Annual Symposium on VLSI, pp. 110\u2013115 (2010)","key":"10_CR10","DOI":"10.1109\/ISVLSI.2010.39"},{"doi-asserted-by":"crossref","unstructured":"Milojicic, D.S., Douglis, F., Paindaveine, Y., Wheeler, R., Zhou, S.: Process migration. ACM Computing Surveys\u00a032 (2000)","key":"10_CR11","DOI":"10.1145\/367701.367728"},{"doi-asserted-by":"crossref","unstructured":"Marchesan Almeida, G., Busseuil, R., et al.: Evaluating the impact of task migration in multi-processor systems-on-chip. In: SBCCI 2010: Proceedings of the 23rd Symposium on Integrated Circuits and System Design, pp. 73\u201378 (2010)","key":"10_CR12","DOI":"10.1145\/1854153.1854174"},{"key":"10_CR13","first-page":"524","volume-title":"Proceedings of the 38th Annual Design Automation Conference","author":"T. Simunic","year":"2001","unstructured":"Simunic, T., Benini, L., Acquaviva, A., Glynn, P., Micheli, G.D.: Dynamic voltage scaling and power management for portable systems. In: Proceedings of the 38th Annual Design Automation Conference, pp. 524\u2013529. ACM, Las Vegas (2001)"},{"key":"10_CR14","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1145\/1283780.1283790","volume-title":"Proceedings of the 2007 International Symposium on Low Power Electronics and Design","author":"S. Herbert","year":"2007","unstructured":"Herbert, S., Marculescu, D.: Analysis of dynamic voltage\/frequency scaling in chip-multiprocessors. In: Proceedings of the 2007 International Symposium on Low Power Electronics and Design, pp. 38\u201343. ACM, Portland (2007)"},{"key":"10_CR15","doi-asserted-by":"publisher","first-page":"591","DOI":"10.1109\/TVLSI.2005.844305","volume":"13","author":"E. Talpes","year":"2005","unstructured":"Talpes, E., Marculescu, D.: Toward a multiple clock\/voltage island design style for power-aware processors. IEEE Trans. Very Large Scale Integr. Syst.\u00a013, 591\u2013603 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10_CR16","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1145\/1037947.1024423","volume":"32","author":"Q. Wu","year":"2004","unstructured":"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.: Formal online methods for voltage\/frequency control in multiple clock domain microprocessors. SIGARCH Comput. Archit. News\u00a032, 248\u2013259 (2004)","journal-title":"SIGARCH Comput. Archit. News"},{"unstructured":"Shang, L., Peh, L., Jha, N.K.: Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In: Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p. 91. IEEE Computer Society (2003)","key":"10_CR17"},{"key":"10_CR18","doi-asserted-by":"publisher","first-page":"614","DOI":"10.1145\/1391469.1391627","volume-title":"Proceedings of the 45th Annual Design Automation Conference","author":"U.Y. Ogras","year":"2008","unstructured":"Ogras, U.Y., Marculescu, R., Marculescu, D.: Variation-adaptive feedback control for networks-on-chip with multiple clock domains. In: Proceedings of the 45th Annual Design Automation Conference, pp. 614\u2013619. ACM, Anaheim (2008)"},{"doi-asserted-by":"crossref","unstructured":"Yin, A.W., Guang, L., Nigussie, E., Liljeberg, P., Isoaho, J., Tenhunen, H.: Architectural Exploration of Per-Core DVFS for Energy-Constrained On-Chip Networks. In: DSD, pp. 141\u2013146 (2009)","key":"10_CR19","DOI":"10.1109\/DSD.2009.197"},{"doi-asserted-by":"crossref","unstructured":"Alimonda, A., Carta, S., Acquaviva, A., Pisano, A.: Non-Linear Feedback Control for Energy Efficient On-Chip Streaming Computation. In: IES, pp. 1\u20138 (2006)","key":"10_CR20","DOI":"10.1109\/IES.2006.357456"},{"key":"10_CR21","doi-asserted-by":"publisher","first-page":"1691","DOI":"10.1109\/TCAD.2009.2030439","volume":"28","author":"A. Alimonda","year":"2009","unstructured":"Alimonda, A., Carta, S., Acquaviva, A., Pisano, A., Benini, L.: A Feedback-Based Approach to DVFS in Data-Flow Applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a028, 1691\u20131704 (2009)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Puschini, D., Clermidy, F., Benoit, P., Sassatelli, G., Torres, L.: Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory. In: ISVLSI, pp. 375\u2013380 (2008)","key":"10_CR22","DOI":"10.1109\/ISVLSI.2008.33"},{"doi-asserted-by":"crossref","unstructured":"Puschini, D., Clermidy, F., Benoit, P., Sassatelli, G., Torres, L.: Adaptive energy-aware latency-constrained DVFS policy for MPSoC. In: SOCC, pp. 89\u201392 (2009)","key":"10_CR23","DOI":"10.1109\/SOCCON.2009.5398087"},{"doi-asserted-by":"crossref","unstructured":"Goossens, K., She, D., Milutinovic, A., Molnos, A.: Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications. In: DSD, pp. 107\u2013114 (2010)","key":"10_CR24","DOI":"10.1109\/DSD.2010.61"},{"key":"10_CR25","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1145\/1070891.1065939","volume":"40","author":"Y. Zhu","year":"2005","unstructured":"Zhu, Y., Mueller, F.: Feedback edf scheduling exploiting hardware- assisted asynchronous dynamic voltage scaling. SIGPLAN Not.\u00a040, 203\u2013212 (2005)","journal-title":"SIGPLAN Not."},{"doi-asserted-by":"crossref","unstructured":"Sharifi, A., Zhao, H., et al.: Feedback control for providing qos in noc based multicores. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2010), pp. 1384\u20131389 (2010)","key":"10_CR26","DOI":"10.1109\/DATE.2010.5457029"},{"doi-asserted-by":"crossref","unstructured":"Bennett, S.: A History of Control Engineering, 1800-1930. Institution of Electrical Engineers, Stevenage, UK (1979)","key":"10_CR27","DOI":"10.1049\/PBCE008E"},{"doi-asserted-by":"crossref","unstructured":"Marchesan Almeida, G., Busseuil, R., Alceu Carara, E., Hebert, N., Varyani, S., Sassatelli, G., Benoit, P., Torres, L., Gehm Moraes, F.: Predictive Dynamic Frequency Scaling for Multi-Processor Systems-on-Chip. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1500\u20131503 (2011)","key":"10_CR28","DOI":"10.1109\/ISCAS.2011.5937859"},{"doi-asserted-by":"crossref","unstructured":"Wildermann, S., et al.: Run time Mapping of Adaptive Applications onto Homogeneous NoC-based Reconfigurable Architectures. In: FPT 2009 (2009)","key":"10_CR29","DOI":"10.1109\/FPT.2009.5377637"},{"doi-asserted-by":"crossref","unstructured":"Kangas, T., et al.: UML-based multiprocessor SoC design framework. ACM Transactions on Embedded Computing Systems\u00a05(2) (2006)","key":"10_CR30","DOI":"10.1145\/1151074.1151077"},{"doi-asserted-by":"crossref","unstructured":"H\u00f6lzenspies, P.K.F., et al.: Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSoC). In: DATE 2008 (2008)","key":"10_CR31","DOI":"10.1109\/DATE.2008.4484688"},{"doi-asserted-by":"crossref","unstructured":"Chou, C.-L., et al.: User-Aware Dynamic Task Allocation in Networks-on-Chip. In: DATE 2008 (2008)","key":"10_CR32","DOI":"10.1109\/DATE.2008.4484847"},{"doi-asserted-by":"crossref","unstructured":"Carvalho, E., et al.: Dynamic Task Mapping for MPSoCs. Design and Test of Computers\u00a027(5) (2010)","key":"10_CR33","DOI":"10.1109\/MDT.2010.106"},{"doi-asserted-by":"crossref","unstructured":"Smit, L.T., et al.: Run-time mapping of applications to a heterogeneous SoC. In: SoC 2005 (2005)","key":"10_CR34","DOI":"10.1109\/ISSOC.2005.1595649"},{"doi-asserted-by":"crossref","unstructured":"Streichert, T., Strengert, C., Haubelt, C., Teich, J.: Dynamic task binding for hardware\/software reconfigurable networks. In: SBCCI 2006: Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design, pp. 38\u201343 (2006)","key":"10_CR35","DOI":"10.1145\/1150343.1150359"},{"unstructured":"ARM Limited. Mpcore linux 2.6 smp kernel and tools","key":"10_CR36"},{"unstructured":"Barak, A., Laadan, O., Shiloh, A.: Scalable cluster computing with mosix for linux. In: Proceedings of Linux Expo 1999, pp. 95\u2013100 (1999)","key":"10_CR37"},{"doi-asserted-by":"crossref","unstructured":"Carta, S., Acquaviva, A., Del Valle, P.G., Atienza, D., De Micheli, G., Rincon, F., Benini, L., Mendias, J.M.: Multi-processor operating system emulation framework with thermal feedback for systems-on-chip. In: Proceedings of the 17th ACM Great Lakes Symposium on VLSI, pp. 311\u2013316 (2007)","key":"10_CR38","DOI":"10.1145\/1228784.1228787"},{"unstructured":"Greiner, A.: Tsar: a scalable, shared memory, many-cores architecture with global cache coherence. In: 9th International Forum on Embedded MPSoC and Multicore (2009)","key":"10_CR39"},{"issue":"2","key":"10_CR40","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1007\/s11265-005-6648-1","volume":"41","author":"D. Bertozzi","year":"2005","unstructured":"Bertozzi, D., Benini, L.: Mparm: Exploring the multi-processor soc design space with systemc. The Journal of VLSI Signal Processing\u00a041(2), 169\u2013182 (2005)","journal-title":"The Journal of VLSI Signal Processing"},{"unstructured":"Held, J.: From a Few Cores to Many. Citeseer, 12. Intel White Paper, http:\/\/download.intel.com\/research\/platform\/terascale","key":"10_CR41"},{"unstructured":"Dumitrascu, F., Bacivarov, I., Pieralisi, L., Bonaciu, M., Jerraya, A.: Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application. In: Proceedings of the Conference on Design, Automation and Test in Europe: Designers\u2019 Forum (DATE 2006), European Design and Automation Association, 3001 Leuven, Belgium, Belgium, pp. 166\u2013171 (2006)","key":"10_CR42"},{"doi-asserted-by":"crossref","unstructured":"Acquaviva, A., Alimonda, A., Carta, S., Pittau, M.: Assessing task migration impact on embedded soft real-time streaming multimedia applications. EURASIP J. Embedded Syst., 1\u201315 (2008)","key":"10_CR43","DOI":"10.1155\/2008\/518904"},{"doi-asserted-by":"crossref","unstructured":"Pittau, M., Alimonda, A., Carta, S., Acquaviva, A.: Impact of task migration on streaming multimedia for embedded multiprocessors: A quantitative evaluation. In: Chakraborty, S., Eles, P. (eds.) ESTImedia, pp. 59\u201364 (2007)","key":"10_CR44","DOI":"10.1109\/ESTMED.2007.4375803"},{"doi-asserted-by":"crossref","unstructured":"Briao, E.W., Barcelos, D., Wagner, F.R.: Dynamic task allocation strategies in mpsoc for soft real-time applications. In: DATE 2008: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1386\u20131389 (2008)","key":"10_CR45","DOI":"10.1109\/DATE.2008.4484934"},{"unstructured":"Marchesan Almeida, G., Varyani, S., Sassatelli, G., Busseuil, R., Benoit, P., Torres, L., Robert, M.: Self-adaptability in Multi-processor Embedded Systems. In: GDR SOC-SIP (2009)","key":"10_CR46"},{"issue":"8","key":"10_CR47","doi-asserted-by":"publisher","first-page":"793","DOI":"10.1109\/71.298203","volume":"5","author":"X. Lin","year":"1994","unstructured":"Lin, X., McKinley, P.K., Ni, L.M.: Deadlock-free multicast wormhole routing in 2-d mesh multicomputers. IEEE Trans. Parallel Distrib. Syst.\u00a05(8), 793\u2013804 (1994)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"1","key":"10_CR48","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F. Moraes","year":"2004","unstructured":"Moraes, F., Calazans, N., Mello, A., Moller, L., Ost, L.: Hermes: an infrastructure for low area overhead packet-switching networks on chip. Integration, the VLSI Journal\u00a038(1), 69\u201393 (2004)","journal-title":"Integration, the VLSI Journal"},{"unstructured":"MIPS Corp. Mips technologies, http:\/\/www.mips.com","key":"10_CR49"},{"unstructured":"Rhoads, S.: Plasma - most mips i(tm), http:\/\/www.opencores.org\/project,plasma","key":"10_CR50"},{"unstructured":"The Message Passing Interface Standard, http:\/\/www.mcs.anl.gov\/research\/projects\/mpi\/index.htm","key":"10_CR51"},{"key":"10_CR52","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/2.116849","volume":"24","author":"P. Dasgupta","year":"1991","unstructured":"Dasgupta, P., LeBlanc Jr., R.J., Ahamad, M., Ramachandran, U.: The Clouds distributed operating system. IEEE Computer\u00a024, 34\u201344 (1991)","journal-title":"IEEE Computer"},{"key":"10_CR53","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/88.494605","volume":"4","author":"J. Protic","year":"1996","unstructured":"Protic, J., Tomasevic, M., Milutinovic, V.: Distributed shared memory: concepts and systems. IEEE Parallel and Distributed Technology: Systems and Applications\u00a04, 63\u201371 (1996)","journal-title":"IEEE Parallel and Distributed Technology: Systems and Applications"},{"doi-asserted-by":"crossref","unstructured":"Ophelders, F., Corporaal, H., Bekooij, M.: A Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs. Master\u2019s thesis, Eindhoven University of Technology (2009)","key":"10_CR54","DOI":"10.1145\/1629435.1629488"},{"doi-asserted-by":"crossref","unstructured":"Barthe, L., Cargnini, L.V., Benoit, P., Torres, L.: The SecretBlaze: A Configurable and Cost-Effective Open-Source Soft-Core Processor. IEEE IPDPS\/RAW (2011)","key":"10_CR55","DOI":"10.1109\/IPDPS.2011.154"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Forward-Looking Trends in IC and Systems Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28566-0_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,30]],"date-time":"2021-12-30T16:44:12Z","timestamp":1640882652000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28566-0_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642285653","9783642285660"],"references-count":55,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28566-0_10","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2012]]}}}