{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T19:10:07Z","timestamp":1742584207178,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":50,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642285653"},{"type":"electronic","value":"9783642285660"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-28566-0_11","type":"book-chapter","created":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T14:54:23Z","timestamp":1330095263000},"page":"258-290","source":"Crossref","is-referenced-by-count":8,"title":["Tri-mode Operation for Noise Reduction and Data Preservation in Low-Leakage Multi-Threshold CMOS Circuits"],"prefix":"10.1007","author":[{"given":"Hailong","family":"Jiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volkan","family":"Kursun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"Kursun, V., Friedman, E.G.: Multi-Voltage CMOS Circuit Design. John Wiley & Sons Ltd. (2006) ISBN # 0-470-01023-1","DOI":"10.1002\/0470033371"},{"issue":"1","key":"11_CR2","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1109\/JSSC.2010.2079430","volume":"46","author":"N.A. Kurd","year":"2011","unstructured":"Kurd, N.A., Bhamidipati, S., Mozak, C., Miller, J.L., Mosalikanti, P., Wilson, T.M., El-Husseini, A.M., Neidengard, M., Aly, R.E., Nemani, M., Chowdhury, M., Kumar, R.: A family of 32nm IA processors. IEEE Journal of Solid-State Circuits\u00a046(1), 119\u2013130 (2011)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"8","key":"11_CR3","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"S. Mutoh","year":"1995","unstructured":"Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., Yamada, J.: 1-V power supply high-speed digital circuit technology. IEEE Journal of Solid-State Circuits\u00a030(8), 847\u2013854 (1995)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"7","key":"11_CR4","doi-asserted-by":"publisher","first-page":"586","DOI":"10.1109\/TCSII.2007.894428","volume":"54","author":"S. Kim","year":"2007","unstructured":"Kim, S., Kosonocky, S.V., Knebel, D.R., Stawiasz, K., Papaefthymiou, M.C.: A multi-mode power gating structure for low-voltage deep-submicron CMOS ICs. IEEE Transactions on Circuits and Systems II\u00a054(7), 586\u2013590 (2007)","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Kim, S., Kosonocky, S.V., Knebel, D.R.: Understanding and minimizing ground bounce during mode transition of power gating structures. In: Proceedings of the IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 22\u201325 (August 2003)","DOI":"10.1145\/871510.871515"},{"issue":"8","key":"11_CR6","doi-asserted-by":"publisher","first-page":"2053","DOI":"10.1109\/TCSI.2010.2041505","volume":"57","author":"H. Jiao","year":"2010","unstructured":"Jiao, H., Kursun, V.: Ground-bouncing-noise-aware combinational MTCMOS circuits. IEEE Transactions on Circuits and Systems I\u00a057(8), 2053\u20132065 (2010)","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Threshold voltage tuning for faster activation with lower noise in tri-mode MTCMOS circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a020(4) (2012)","DOI":"10.1109\/TVLSI.2011.2110663"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Dynamic forward body bias enhanced tri-mode MTCMOS. In: Proceedings of the IEEE Asia Symposium on Quality Electronic Design, pp. 33\u201337 (August 2010)","DOI":"10.1109\/ASQED.2010.5548161"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Sleep transistor forward body bias: an extra knob to lower ground bouncing noise in MTCMOS circuits. In: Proceedings of the IEEE International SoC Design Conference, pp. 216\u2013219 (November 2009)","DOI":"10.1109\/SOCDC.2009.5423813"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Reactivation noise suppression with threshold voltage tuning in sequential MTCMOS circuits. In: Proceedings of the IEEE International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 347\u2013351 (September 2010)","DOI":"10.1109\/VLSISOC.2010.5642685"},{"issue":"1","key":"11_CR11","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1142\/S0218126611007116","volume":"20","author":"H. Jiao","year":"2011","unstructured":"Jiao, H., Kursun, V.: Noise-aware data preserving sequential MTCMOS circuits with dynamic forward body bias. Journal of Circuits, Systems, and Computers\u00a020(1), 125\u2013145 (2011)","journal-title":"Journal of Circuits, Systems, and Computers"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: How forward body bias helps to reduce ground bouncing noise and silicon area in MTCMOS circuits: divulging the basic mechanism. In: Proceedings of the IEEE International SoC Design Conference, pp. 9\u201312 (November 2010)","DOI":"10.1109\/SOCDC.2010.5682985"},{"issue":"5","key":"11_CR13","doi-asserted-by":"publisher","first-page":"763","DOI":"10.1109\/TVLSI.2009.2039761","volume":"19","author":"H. Jiao","year":"2011","unstructured":"Jiao, H., Kursun, V.: Ground bouncing noise suppression techniques for data preserving sequential MTCMOS circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a019(5), 763\u2013773 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"11_CR14","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/TED.2007.911067","volume":"55","author":"S. Kim","year":"2008","unstructured":"Kim, S., Choi, C.J., Jeong, D.K., Kosonocky, S.V., Park, S.B.: Reducing ground-bounce noise and stabilizing the data-retention voltage of power-gating structures. IEEE Transactions on Electron Devices\u00a055(1), 197\u2013205 (2008)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Jiang, H., Sadowska, M.M.: Power gating scheduling for power\/ground noise reduction. In: Proceedings of the IEEE\/ACM International Design Automation Conference, pp. 980\u2013985 (June 2008)","DOI":"10.1145\/1391469.1391716"},{"issue":"4","key":"11_CR16","doi-asserted-by":"publisher","first-page":"1178","DOI":"10.1109\/JSSC.2009.2014201","volume":"44","author":"K. Kawasaki","year":"2009","unstructured":"Kawasaki, K., Shiota, T., Nakayama, K., Inoue, A.: A sub-\u03bcs wake-up time power gating technique with bypass power line for rush current support. IEEE Journal of Solid-State Circuits\u00a044(4), 1178\u20131183 (2009)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR17","unstructured":"Min, K.S., Kawaguchi, H., Sakurai, T.: Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era. In: Proceedings of the IEEE International Solid-State Circuits Conference, pp. 400\u2013401 (February 2003)"},{"issue":"10","key":"11_CR18","doi-asserted-by":"publisher","first-page":"1798","DOI":"10.1109\/TCAD.2008.2003297","volume":"27","author":"E. Pakbaznia","year":"2008","unstructured":"Pakbaznia, E., Fallah, F., Pedram, M.: Charge recycling in power-gated CMOS circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a027(10), 1798\u20131811 (2008)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"Liu, Z., Kursun, V.: Charge recycling between virtual power and ground lines for low energy MTCMOS. In: Proceedings of the IEEE\/ACM International Symposium on Quality Electronic Design, pp. 239\u2013244 (March 2007)","DOI":"10.1109\/ISQED.2007.47"},{"key":"11_CR20","doi-asserted-by":"crossref","unstructured":"Liu, Z., Kursun, V.: Low energy MTCMOS with sleep transistor charge recycling. In: Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, pp. 891\u2013894 (August 2007)","DOI":"10.1109\/MWSCAS.2007.4488714"},{"key":"11_CR21","unstructured":"Bhavnagarwala, A.J., Kosonocky, S.V., Immediato, M., Knebel, D., Haen, A.M.: A pico-joule class, 1GHz, 32KByte x 64b DSP SRAM with self reverse bias. In: Proceedings of the IEEE Symposium on VLSl Circuits, pp. 253\u2013254 (June 2003)"},{"issue":"4","key":"11_CR22","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1109\/JSSC.2004.842846","volume":"40","author":"K. Zhang","year":"2005","unstructured":"Zhang, K., Bhattacharya, U., Chen, Z., Hamzaoglu, F., Murray, D., Vallepalli, N., Wang, Y., Zheng, B., Bohr, M.: SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction. IEEE Journal of Solid-State Circuits\u00a040(4), 895\u2013901 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR23","doi-asserted-by":"crossref","unstructured":"Riedlinger, R., Bhatia, R., Biro, L., Bowhill, B., Fetzer, E., Gronowski, P., Grutkowski, T.: A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers. In: Proceedings of the IEEE International Solid-State Circuits Conference, pp. 84\u201385 (February 2011)","DOI":"10.1109\/ISSCC.2011.5746230"},{"issue":"1","key":"11_CR24","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/JSSC.2006.885057","volume":"42","author":"Y. Kanno","year":"2007","unstructured":"Kanno, Y., Mizuno, H., Yasu, Y., Hirose, K., Shimazaki, Y., Hoshi, T., Miyairi, Y., Ishii, T., Yamada, T., Irita, T., Hattori, T., Yanagisawa, K., Irie, N.: Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-CPU SoCs. IEEE Journal of Solid-State Circuits\u00a042(1), 74\u201383 (2007)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"11_CR25","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/JSSC.2010.2080491","volume":"46","author":"J. Shin","year":"2011","unstructured":"Shin, J., Huang, D., Petrick, B., Hwang, C., Tam, K., Smith, A., Pham, H., Li, H., Johnson, T., Schumacher, F., Leon, A., Strong, A.: A 40 nm 16-core 128-thread SPARC SoC processor. IEEE Journal of Solid-State Circuits\u00a046(1), 131\u2013144 (2011)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"11_CR26","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1109\/JSSC.2010.2080611","volume":"46","author":"D. Wendel","year":"2011","unstructured":"Wendel, D., Kalla, R., Warnock, J., Cargnoni, R., Chu, S., Clabes, J., Dreps, D., Hrusecky, D., Friedrich, J., Islam, S., Kahle, J., Leenstra, J., Mittal, G., Paredes, J., Pille, J., Restle, P., Sinharoy, B., Smith, G., Starke, W., Taylor, S., Norstrand, A.J.V., Weitzel, S., Williams, P., Zyuban, V.: POWER7, a highly parallel, scalable multi-core high end server processor. IEEE Journal of Solid-State Circuits\u00a046(1), 145\u2013161 (2011)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"11_CR27","doi-asserted-by":"publisher","first-page":"818","DOI":"10.1109\/JSSC.2004.826335","volume":"39","author":"B.H. Calhoun","year":"2004","unstructured":"Calhoun, B.H., Honor\u00e9, F.A., Chandrakasan, A.P.: A leakage reduction methodology for distributed MTCMOS. IEEE Journal of Solid-State Circuits\u00a039(5), 818\u2013826 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR28","doi-asserted-by":"crossref","unstructured":"Kao, J., Chandrakasan, A., Antoniadis, D.: Transistor sizing issues and tool for multi-threshold CMOS technology. In: Proceedings of the IEEE \/ACM International Design Automation Conference, pp. 409\u2013414 (June 1997)","DOI":"10.1145\/266021.266182"},{"issue":"6","key":"11_CR29","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1109\/4.585288","volume":"32","author":"S. Shigematsu","year":"1997","unstructured":"Shigematsu, S., Mutoh, S., Matsuya, Y., Tanabe, Y., Yamada, J.: A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. IEEE Journal of Solid-State Circuits\u00a032(6), 861\u2013869 (1997)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR30","doi-asserted-by":"crossref","unstructured":"Stan, M.R., Barcella, M.: MTCMOS with outer feedback (MTOF) flip-flops. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 429\u2013432 (May 2003)","DOI":"10.1109\/ISCAS.2003.1206305"},{"key":"11_CR31","doi-asserted-by":"crossref","unstructured":"Liu, Z., Kursun, V.: New MTCMOS flip-flops with simple control circuitry and low leakage data retention capability. In: Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, pp. 1276\u20131279 (December 2007)","DOI":"10.1109\/ICECS.2007.4511230"},{"issue":"2","key":"11_CR32","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1166\/jolpe.2010.1080","volume":"6","author":"H. Jiao","year":"2010","unstructured":"Jiao, H., Kursun, V.: Low-leakage and compact registers with easy-sleep mode. Journal of Low-Power Electronics\u00a06(2), 263\u2013279 (2010)","journal-title":"Journal of Low-Power Electronics"},{"key":"11_CR33","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Power gated SRAM circuits with data retention capability and high immunity to noise: a comparison for reliability in low leakage sleep mode. In: Proceedings of the IEEE International SoC Design Conference, pp. 5\u20138 (November 2010)","DOI":"10.1109\/SOCDC.2010.5682988"},{"key":"11_CR34","doi-asserted-by":"crossref","unstructured":"Jiao, H., Kursun, V.: Asymmetrical ground gating for low leakage and data robust sleep mode in memory banks. In: Proceedings of the IEEE International Symposium on VLSI Design Automation and Test, pp. 205\u2013208 (April 2011)","DOI":"10.1109\/VDAT.2011.5783611"},{"issue":"2","key":"11_CR35","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1109\/TVLSI.2009.2033356","volume":"19","author":"J. Seomun","year":"2011","unstructured":"Seomun, J., Shin, Y.: Design and optimization of power-gated circuits with autonomous data retention. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a019(2), 227\u2013236 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"11_CR36","doi-asserted-by":"crossref","unstructured":"Hu, Z., Buyuktosunoglu, A., Srinivasan, V., Zyuban, V., Jacobson, H., Bose, P.: Microarchitectural techniques for power gating of execution units. In: Proceedings of the IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 32\u201337 (August 2004)","DOI":"10.1145\/1013235.1013249"},{"issue":"11","key":"11_CR37","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1109\/TVLSI.2007.904101","volume":"15","author":"H. Singh","year":"2007","unstructured":"Singh, H., Agarwal, K., Sylvester, D., Nowka, K.J.: Enhanced leakage reduction techniques using intermediate strength power gating. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a015(11), 1215\u20131224 (2007)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"11_CR38","doi-asserted-by":"crossref","unstructured":"Dropsho, S., Kursun, V., Albonesi, D.H., Dwarkadas, S., Friedman, E.G.: Managing static leakage energy in microprocessor functional units. In: Proceedings of the IEEE\/ACM International Symposium on Microarchitecture, pp. 321\u2013332 (November 2002)","DOI":"10.1109\/MICRO.2002.1176260"},{"key":"11_CR39","unstructured":"Kursun, V., Friedman, E.G.: Domino logic with dynamic body biased keeper. In: Proceedings of the European Solid-State Circuits Conference, pp. 675\u2013678 (September 2002)"},{"key":"11_CR40","doi-asserted-by":"crossref","unstructured":"Kursun, V., Friedman, E.G.: Forward body biased keeper for enhanced noise immunity in domino logic circuits. In: Proceedings of the IEEE International Symposium on Circuits and Systems, vol.\u00a02, pp. 917\u2013920 (May 2004)","DOI":"10.1109\/ISCAS.2004.1329422"},{"key":"11_CR41","doi-asserted-by":"crossref","unstructured":"Narendra, S., Tschanz, J., Hofsheier, J., Bloechel, B., Vangal, S., Hoskote, Y., Tang, S., Somasekhar, D., Keshavarzi, A., Erraguntla, V., Dermer, G., Borkar, N., Borkar, S., De, V.: Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique. In: Proceedings of the IEEE International Solid-State Circuits Conference, pp. 156\u2013518 (February 2004)","DOI":"10.1109\/ISSCC.2004.1332641"},{"issue":"5","key":"11_CR42","doi-asserted-by":"publisher","first-page":"696","DOI":"10.1109\/JSSC.2003.810054","volume":"38","author":"S. Narendra","year":"2003","unstructured":"Narendra, S., Keshavarzi, A., Bloechel, B.A., Borkar, S., De, V.: Forward body bias for microprocessors in 130-nm technology generation and beyond. IEEE Journal of Solid-State Circuits\u00a038(5), 696\u2013701 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"11_CR43","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TVLSI.2007.915499","volume":"16","author":"Z. Liu","year":"2008","unstructured":"Liu, Z., Kursun, V.: Characterization of a novel nine transistor SRAM cell. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a016(4), 488\u2013492 (2008)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"11_CR44","doi-asserted-by":"crossref","unstructured":"Liu, Z., Kursun, V.: High read stability and low leakage cache memory cell. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 2774\u20132777 (May 2007)","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"11_CR45","doi-asserted-by":"crossref","unstructured":"Tawfik, S.A., Kursun, V.: Low power and robust 7T dual-Vt SRAM circuit. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1452\u20131455 (May 2008)","DOI":"10.1109\/ISCAS.2008.4541702"},{"key":"11_CR46","doi-asserted-by":"crossref","unstructured":"Zhu, H., Kursun, V.: Application-specific selection of 6T SRAM cells offering superior performance and quality with a triple-threshold-voltage CMOS technology. In: Proceedings of the IEEE Asia Symposium on Quality Electronic Design (July 2011)","DOI":"10.1109\/ASQED.2011.6111704"},{"key":"11_CR47","doi-asserted-by":"crossref","unstructured":"Kursun, V., Tawfik, S.A., Liu, Z.: Leakage-aware design of nanometer SoC. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 3231\u20133234 (May 2007)","DOI":"10.1109\/ISCAS.2007.378160"},{"key":"11_CR48","doi-asserted-by":"crossref","unstructured":"Black, B., Annavaram, M., Brekelbaum, N., DeVale, J., Jiang, L., Loh, G.H., McCauley, D., Morrow, P., Nelson, D.W., Pantuso, D., Reed, P., Rupley, J., Shankar, S., Shen, J., Webb, C.: Die stacking (3D) microarchitecture. In: Proceedings of the IEEE\/ACM International Symposium on Microarchitecture, pp. 469\u2013479 (December 2006)","DOI":"10.1109\/MICRO.2006.18"},{"issue":"2","key":"11_CR49","doi-asserted-by":"publisher","first-page":"180","DOI":"10.1109\/TVLSI.2003.810785","volume":"11","author":"P. Heydari","year":"2003","unstructured":"Heydari, P., Pedram, M.: Ground bounce in digital VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a011(2), 180\u2013185 (2003)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"11_CR50","unstructured":"UMC 80 Nanometer CMOS Technology, http:\/\/www.umc.com\/english\/process\/g.asp"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Forward-Looking Trends in IC and Systems Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-28566-0_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T18:35:38Z","timestamp":1742582138000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-28566-0_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642285653","9783642285660"],"references-count":50,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-28566-0_11","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2012]]}}}