{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T20:34:47Z","timestamp":1770842087799,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":37,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642295164","type":"print"},{"value":"9783642295171","type":"electronic"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-29517-1_6","type":"book-chapter","created":{"date-parts":[[2012,4,12]],"date-time":"2012-04-12T15:08:38Z","timestamp":1334243318000},"page":"64-76","source":"Crossref","is-referenced-by-count":48,"title":["RevKit: An Open Source Toolkit for the Design of Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Mathias","family":"Soeken","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Frehse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"6_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R. Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and Heat Generation in the Computing Process. IBM Journal of Research and Development\u00a05(3), 183\u2013191 (1961)","journal-title":"IBM Journal of Research and Development"},{"issue":"6","key":"6_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"C.H. Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical Reversibility of Computation. IBM Journal of Research and Development\u00a017(6), 525\u2013532 (1973)","journal-title":"IBM Journal of Research and Development"},{"issue":"1-2","key":"6_CR3","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/S0167-9260(02)00051-2","volume":"33","author":"B. Desoete","year":"2002","unstructured":"Desoete, B., DeVos, A.: A reversible carry-look-ahead adder using control gates. Integration\u00a033(1-2), 89\u2013104 (2002)","journal-title":"Integration"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Shor, P.W.: Algorithms for Quantum Computation: Discrete Logarithms and Factoring. In: Symp. on Foundations of Computer Science, pp. 124\u2013134. IEEE Computer Society (November 1994)","DOI":"10.1109\/SFCS.1994.365700"},{"key":"6_CR5","volume-title":"Quantum Computation and Quantum Information","author":"M.A. Nielsen","year":"2000","unstructured":"Nielsen, M.A., Chuang, I.L.: Quantum Computation and Quantum Information. Cambridge University Press, New York (2000)"},{"key":"6_CR6","doi-asserted-by":"publisher","first-page":"883","DOI":"10.1038\/414883a","volume":"414","author":"L.M.K. Vandersypen","year":"2001","unstructured":"Vandersypen, L.M.K., Steffen, M., Breyta, G., Yannoni, C.S., Sherwood, M.H., Chuang, I.L.: Nature\u00a0414, 883\u2013887 (2001)","journal-title":"Nature"},{"issue":"7","key":"6_CR7","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1364\/OL.12.000542","volume":"12","author":"R. Cuykendall","year":"1987","unstructured":"Cuykendall, R., Andersen, D.R.: Reversible optical computing circuits. Optical Letters\u00a012(7), 542\u2013544 (1987)","journal-title":"Optical Letters"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Srinivas, M.B.: The need of DNA computing: Reversible designs of adders and multipliers using Fredkin gate. In: Proceedings of SPIE, vol.\u00a06050 (December 2005)","DOI":"10.1117\/12.652660"},{"issue":"1","key":"6_CR9","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1088\/0957-4484\/4\/1\/002","volume":"4","author":"R.C. Merkle","year":"1993","unstructured":"Merkle, R.C.: Reversible electronic logic using switches. Nanotechnology\u00a04(1), 21\u201340 (1993)","journal-title":"Nanotechnology"},{"key":"6_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T. Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible Computing. In: de Bakker, J.W., van Leeuwen, J. (eds.) ICALP 1980. LNCS, vol.\u00a085, pp. 632\u2013644. Springer, Heidelberg (1980)"},{"issue":"3","key":"6_CR11","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E. Fredkin","year":"1982","unstructured":"Fredkin, E., Toffoli, T.: Conservative logic. Int\u2019l. Journal of Theoretical Physics\u00a021(3), 219\u2013253 (1982)","journal-title":"Int\u2019l. Journal of Theoretical Physics"},{"issue":"6","key":"6_CR12","doi-asserted-by":"publisher","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","volume":"32","author":"A. Peres","year":"1985","unstructured":"Peres, A.: Reversible logic and quantum computers. Phys. Rev. A\u00a032(6), 3266\u20133276 (1985)","journal-title":"Phys. Rev. A"},{"issue":"6","key":"6_CR13","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"V. Shende","year":"2003","unstructured":"Shende, V., Prasad, A., Markov, I., Hayes, J.: Synthesis of reversible logic circuits. IEEE Trans. on CAD\u00a022(6), 710\u2013722 (2003)","journal-title":"IEEE Trans. on CAD"},{"issue":"6","key":"6_CR14","doi-asserted-by":"crossref","first-page":"807","DOI":"10.1109\/TCAD.2005.847911","volume":"24","author":"D. Maslov","year":"2005","unstructured":"Maslov, D., Dueck, G.W., Miller, D.M.: Toffoli network synthesis with templates. IEEE Trans. on CAD\u00a024(6), 807\u2013817 (2005)","journal-title":"IEEE Trans. on CAD"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. In: Design Automation Conference, pp. 270\u2013275. ACM (July 2009)","DOI":"10.1145\/1629911.1629984"},{"key":"6_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3065-8","volume-title":"Quantum Circuit Simulation","author":"G.F. Viamontes","year":"2009","unstructured":"Viamontes, G.F., Markov, I.L., Hayes, J.P.: Quantum Circuit Simulation. Springer, Heidelberg (2009)"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Viamontes, G.F., Markov, I.L., Hayes, J.P.: Checking equivalence of quantum circuits and states. In: Int\u2019l Conf. on Computer-Aided Design, pp. 69\u201374. IEEE (November 2007)","DOI":"10.1109\/ICCAD.2007.4397246"},{"key":"6_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"543","DOI":"10.1007\/978-3-540-70545-1_51","volume-title":"Computer Aided Verification","author":"S.J. Gay","year":"2008","unstructured":"Gay, S.J., Nagarajan, R., Papanikolaou, N.: QMC: A Model Checker for Quantum Systems. In: Gupta, A., Malik, S. (eds.) CAV 2008. LNCS, vol.\u00a05123, pp. 543\u2013547. Springer, Heidelberg (2008)"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Miller, D.M., Drechsler, R.: Equivalence Checking of Reversible Circuits. In: Int\u2019l. Symp. on Multiple-Valued Logic, 324\u2013330. IEEE Computer Society (May 2009)","DOI":"10.1109\/ISMVL.2009.19"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Polian, I., Fiehn, T., Becker, B., Hayes, J.P.: A Family of Logical Fault Models for Reversible Circuits. In: Asian Test Symposium, pp. 422\u2013427. IEEE Computer Society (December 2005)","DOI":"10.1109\/ATS.2005.9"},{"issue":"8","key":"6_CR21","doi-asserted-by":"crossref","first-page":"1220","DOI":"10.1109\/TCAD.2004.831576","volume":"23","author":"K.N. Patel","year":"2004","unstructured":"Patel, K.N., Hayes, J.P., Markov, I.L.: Fault testing for reversible circuits. IEEE Trans. on CAD\u00a023(8), 1220\u20131230 (2004)","journal-title":"IEEE Trans. on CAD"},{"issue":"11","key":"6_CR22","doi-asserted-by":"publisher","first-page":"2317","DOI":"10.1109\/TCAD.2006.871622","volume":"25","author":"P. Gupta","year":"2006","unstructured":"Gupta, P., Agrawal, A., Jha, N.K.: An Algorithm for Synthesis of Reversible Logic Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a025(11), 2317\u20132330 (2006)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Teuber, L., Dueck, G.W., Drechsler, R.: RevLib: An Online Resource for Reversible Functions and Reversible Circuits. In: Int\u2019l Symp. on Multiple-Valued Logic, pp. 220\u2013225 (May 2008)","DOI":"10.1109\/ISMVL.2008.43"},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Design Automation Conference, pp. 318\u2013323. ACM (June 2003)","DOI":"10.1145\/775832.775915"},{"issue":"4","key":"6_CR25","first-page":"1","volume":"12","author":"D. Maslov","year":"2007","unstructured":"Maslov, D., Dueck, G.W., Miller, D.M.: Techniques for the synthesis of reversible Toffoli networks. ACM Trans. Design Autom. Electr. Syst.\u00a012(4), 42:1\u201342:28 (2007)","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"6_CR26","doi-asserted-by":"crossref","unstructured":"Soeken, M., Wille, R., Drechsler, R.: Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition. In: Int\u2019l Design and Test Workshop, pp. 143\u2013148 (December 2010)","DOI":"10.1109\/IDT.2010.5724427"},{"key":"6_CR27","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Dueck, G.W., Drechsler, R.: Reversible Logic Synthesis with Output Permutation. In: Int\u2019l Conf. on VLSI Design, pp. 189\u2013194. IEEE (January 2009)","DOI":"10.1109\/VLSI.Design.2009.40"},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"Fazel, K., Thornton, M., Rice, J.: ESOP-based Toffoli Gate Cascade Generation. In: IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing, pp. 206\u2013209. IEEE (August 2007)","DOI":"10.1109\/PACRIM.2007.4313212"},{"issue":"5","key":"6_CR29","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","volume":"28","author":"D. Gro\u00dfe","year":"2009","unstructured":"Gro\u00dfe, D., Wille, R., Dueck, G.W., Drechsler, R.: Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques. IEEE Trans. on CAD\u00a028(5), 703\u2013715 (2009)","journal-title":"IEEE Trans. on CAD"},{"key":"6_CR30","doi-asserted-by":"crossref","unstructured":"Soeken, M., Wille, R., Dueck, G.W., Drechsler, R.: Window optimization of reversible and quantum circuits. In: Int\u2019l Symp. on Design and Diagnostics of Electronic Circuits and Systems, pp. 341\u2013345 (April 2010)","DOI":"10.1109\/DDECS.2010.5491754"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Wille, R., Soeken, M., Drechsler, R.: Reducing the number of lines in reversible circuits. In: Design Automation Conference, pp. 647\u2013652. ACM (June 2010)","DOI":"10.1145\/1837274.1837439"},{"key":"6_CR32","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Drechsler, R.: Reducing reversible circuit cost by adding lines. In: Int\u2019l Symp. on Multiple-Valued Logic, pp. 217\u2013222 (May 2010)","DOI":"10.1109\/ISMVL.2010.48"},{"issue":"5","key":"6_CR33","doi-asserted-by":"publisher","first-page":"3457","DOI":"10.1103\/PhysRevA.52.3457","volume":"52","author":"A. Barenco","year":"1995","unstructured":"Barenco, A., Bennett, C.H., Cleve, R., DiVincenzo, D.P., Margolus, N., Shor, P., Sleator, T., Smolin, J.A., Weinfurter, H.: Elementary gates for quantum computation. Phys. Rev. A\u00a052(5), 3457\u20133467 (1995)","journal-title":"Phys. Rev. A"},{"issue":"25","key":"6_CR34","doi-asserted-by":"publisher","first-page":"1790","DOI":"10.1049\/el:20031202","volume":"39","author":"D. Maslov","year":"2003","unstructured":"Maslov, D., Dueck, G.: Improved quantum cost for n-bit toffoli gates. Electronics Letters\u00a039(25), 1790\u20131791 (2003)","journal-title":"Electronics Letters"},{"issue":"3","key":"6_CR35","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MCSE.2007.53","volume":"9","author":"F. P\u00e9rez","year":"2007","unstructured":"P\u00e9rez, F., Granger, B.E.: Ipython: A system for interactive scientific computing. Computing in Science and Engineering\u00a09(3), 21\u201329 (2007)","journal-title":"Computing in Science and Engineering"},{"key":"6_CR36","unstructured":"Somenzi, F.: CUDD: CU Decision Diagram Package Release 2.3.1. University of Colorado at Boulder (2001), CUDD, vlsi.colorado.edu\/~fabio\/CUDD\/"},{"key":"6_CR37","unstructured":"Haedicke, F., Frehse, S., Fey, G., Gro\u00dfe, D., Drechsler, R.: metaSMT: Focus on Your Application not on Solver Integration. In: Int\u2019l Workshop on Design and Implementation of Formal Tools and Systems (November 2011)"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-29517-1_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:53:09Z","timestamp":1742932389000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-29517-1_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642295164","9783642295171"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-29517-1_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}