{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:33:40Z","timestamp":1725680020596},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642298592"},{"type":"electronic","value":"9783642298608"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-29860-8_26","type":"book-chapter","created":{"date-parts":[[2012,5,11]],"date-time":"2012-05-11T13:38:03Z","timestamp":1336743483000},"page":"345-359","source":"Crossref","is-referenced-by-count":2,"title":["Monitoring Data Structures Using Hardware Transactional Memory"],"prefix":"10.1007","author":[{"given":"Shakeel","family":"Butt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinod","family":"Ganapathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arati","family":"Baliga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihai","family":"Christodorescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Issues \u2013 memcached \u2013 project hosting on Google code, \n                      \n                        http:\/\/code.google.com\/p\/memcached\/issues"},{"key":"26_CR2","unstructured":"Memcached: A distributed memory object caching system, \n                      \n                        http:\/\/memcached.org"},{"key":"26_CR3","unstructured":"Stanford transactional coherence and consistency project, \n                      \n                        http:\/\/tcc.stanford.edu"},{"key":"26_CR4","unstructured":"ClamAV multiple vulnerabilities, Secunia Advisories \u2013 SA28117 (December 2007)"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Adi-Tabatabai, A., Lewis, B.T., Menon, V., Murphy, B.R., Saha, B.: Compiler and runtime support for efficient software transactional memory. In: ACM Conf. on Prog. Lang. Design & Impl. (June 2006)","DOI":"10.1145\/1133981.1133985"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"Aho, A.V., Corasick, M.J.: Efficient string matching: An aid to bibliographic search. Comm. ACM (1975)","DOI":"10.1145\/360825.360855"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Bobba, J., Xiong, W., Yen, L., Hill, M.D., Wood, D.A.: StealthTest: Low overhead online software testing using transactional memory. In: Intl. Symp. Parallel Architectures and Compilation Techniques (September 2009)","DOI":"10.1109\/PACT.2009.15"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Cascaval, C., Blundell, C., Michael, M., Cain, H.W., Wu, P., Chiras, S., Chatterjee, S.: Software transactional memory: Why is it only a research toy? Comm. ACM (2008)","DOI":"10.1145\/1400214.1400228"},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"Ceze, L., Tuck, J., Cascaval, C., Torrellas, J.: Bulk disambiguation of speculative threads in multiprocessors. In: Intl. Symp. Comp. Arch. (June 2006)","DOI":"10.1145\/1150019.1136506"},{"key":"26_CR10","unstructured":"Chaudhry, S.: Rock: A third generation 65nm, 16-core, 32 thread + 32 scout-threads CMT SPARC processor. In: HotChips (2008)"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"Chung, J., Baek, W., Bronson, N.G., Seo, J., Kozyrakis, C., Olukotun, K.: ASeD: Availability, security, and debugging using transactional memory (poster). In: SPAA (June 2008)","DOI":"10.1145\/1378533.1378599"},{"key":"26_CR12","unstructured":"Chung, J., Dalton, M., Kannan, H., Kozyrakis, C.: Thread-safe dynamic binary translation using transactional memory. In: IEEE Symp. High Perf. Comp. Arch. (February 2008)"},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Ernst, M.D., Perkins, J.H., Guo, P.J., McCamant, S., Pacheco, C., Tschantz, M.S., Xiao, C.: The Daikon system for dynamic detection of likely invariants. Sci. Comp. Prog. (December 2007)","DOI":"10.1016\/j.scico.2007.01.015"},{"key":"26_CR14","unstructured":"Goetz, B.: Optimistic thread concurrency: Breaking the scale barrier, Azul Systems Technical Whitepaper (2009)"},{"key":"26_CR15","unstructured":"Hammer, M., McLeod, D.: A framework for data base semantic integrity. In: Intl. Conf. Soft. Engg. (1976)"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: Intl. Symp. Comp. Arch. (June 2004)","DOI":"10.1145\/1028176.1006711"},{"key":"26_CR17","unstructured":"Harris, T., Peyton-Jones, S.: Transactional memory with data invariants. In: TRANSACT (June 2006)"},{"key":"26_CR18","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional support for lock free data structures. In: Intl. Symp. Comp. Arch. (1993)","DOI":"10.1145\/165123.165164"},{"key":"26_CR19","unstructured":"Hill, M.D., Hower, D., Moore, K.E., Swift, M.M., Volos, H., Wood, D.A.: A case for deconstructing hardware transactional memory systems. In: UW-Madison Computer Sciences Technical Report CS-TR-2007-1594 (2007)"},{"key":"26_CR20","doi-asserted-by":"crossref","unstructured":"Larus, J.R., Rajwar, R.: Transactional Memory. Synthesis Lectures on Comp. Arch. Morgan Claypool (2006)","DOI":"10.2200\/S00070ED1V01Y200611CAC002"},{"key":"26_CR21","doi-asserted-by":"crossref","unstructured":"Lenharth, A., Adve, V., King, S.T.: Recovery domains: An organizing principle for recoverable operating systems. In: ACM Conf. Architectural Support for Programming Languages and Operating Systems (March 2009)","DOI":"10.1145\/1508244.1508251"},{"key":"26_CR22","unstructured":"Locasto, M.E., Stavrou, A., Cretu, G.F., Keromytis, A.D.: From STEM to SEAD: Speculative execution for automated defense. In: USENIX Annual Tech. Conf. (June 2007)"},{"key":"26_CR23","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based transactional memory. In: IEEE Symp. High Perf. Comp. Arch. (February 2006)"},{"key":"26_CR24","doi-asserted-by":"crossref","unstructured":"Stonebraker, M.: Implementation of integrity constraints and views by query modification. In: ACM SIGMOD (1975)","DOI":"10.1145\/500080.500091"},{"key":"26_CR25","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: Characterization and methodological considerations. In: Intl. Symp. on Comp. Arch. (June 1995)","DOI":"10.1145\/223982.223990"},{"key":"26_CR26","doi-asserted-by":"crossref","unstructured":"Yen, L., Bobba, J., Marty, M.R., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: LogTM-SE: Decoupling hardware transactional memory from caches. In: IEEE Symp. High Perf. Comp. Arch. (February 2007)","DOI":"10.1109\/HPCA.2007.346204"}],"container-title":["Lecture Notes in Computer Science","Runtime Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-29860-8_26.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T11:19:05Z","timestamp":1620127145000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-29860-8_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642298592","9783642298608"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-29860-8_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}