{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T03:07:43Z","timestamp":1779937663002,"version":"3.53.1"},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642299117","type":"print"},{"value":"9783642299124","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-29912-4_13","type":"book-chapter","created":{"date-parts":[[2012,4,19]],"date-time":"2012-04-19T07:19:30Z","timestamp":1334819970000},"page":"167-182","source":"Crossref","is-referenced-by-count":49,"title":["A Closer Look at Security in Random Number Generators Design"],"prefix":"10.1007","author":[{"given":"Viktor","family":"Fischer","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Badrignans, B., Danger, J.L., Fischer, V., Gogniat, G., Torres, L.: Security Trends for FPGAs, 1st edn., ch. 5, pp. 101\u2013135. Springer (2011)","DOI":"10.1007\/978-94-007-1338-3"},{"key":"13_CR2","first-page":"1","volume":"24","author":"M. Baudet","year":"2010","unstructured":"Baudet, M., Lubicz, D., Micolod, J., Tassiaux, A.: On the security of oscillator-based random number generators. Journal of Cryptology\u00a024, 1\u201328 (2010)","journal-title":"Journal of Cryptology"},{"key":"13_CR3","first-page":"1","volume":"45","author":"F. Bernard","year":"2010","unstructured":"Bernard, F., Fischer, V., Valtchanov, B.: Mathematical Model of Physical RNGs Based on Coherent Sampling. Tatra Mt. Math. Publ.\u00a045, 1\u201314 (2010)","journal-title":"Tatra Mt. Math. Publ."},{"key":"13_CR4","first-page":"13","volume":"879281","author":"N. Bochard","year":"2010","unstructured":"Bochard, N., Bernard, F., Fischer, V., Valtchanov, B.: True-Randomness and Pseudorandomness in Ring Oscillator-Based True Random Number Generators. International Journal of Reconfigurable Computing, Article ID 879281, 13 (2010)","journal-title":"International Journal of Reconfigurable Computing, Article ID"},{"key":"13_CR5","unstructured":"Bochard, N., Fischer, V.: A set of evaluation boards aimed at TRNG design evaluation and testing. Tech. rep., Laboratoire Hubert Curien, Saint-Etienne, France (March 2012), http:\/\/www.cryptarchi.org"},{"key":"13_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1007\/11545262_11","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"M. Bucci","year":"2005","unstructured":"Bucci, M., Luzzi, R.: Design of Testable Random Bit Generators. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 147\u2013156. Springer, Heidelberg (2005)"},{"issue":"11","key":"13_CR7","doi-asserted-by":"crossref","first-page":"1650","DOI":"10.1016\/j.mejo.2009.02.004","volume":"40","author":"J.L. Danger","year":"2009","unstructured":"Danger, J.L., Guilley, S., Hoogvorst, P.: High Speed True Random Number Generator based on Open Loop Structures in FPGAs. Elsevier Microelectronics Journal\u00a040(11), 1650\u20131656 (2009)","journal-title":"Elsevier Microelectronics Journal"},{"key":"13_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1007\/978-3-540-74735-2_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"M. Dichtl","year":"2007","unstructured":"Dichtl, M., Goli\u0107, J.D.: High-Speed True Random Number Generation with Logic Gates Only. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 45\u201362. Springer, Heidelberg (2007)"},{"key":"13_CR9","unstructured":"Fips, P. 140-1: Security Requirements for Cryptographic Modules. National Institute of Standards and Technology 11 (1994)"},{"key":"13_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1007\/3-540-36400-5_30","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"V. Fischer","year":"2003","unstructured":"Fischer, V., Drutarovsky, M.: True Random Number Generator Embedded in Reconfigurable Hardware. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 415\u2013430. Springer, Heidelberg (2003)"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"G\u00fcneysu, T.: True Random Number Generation in Block Memories of Reconfigurable Devices. In: Proc. Int. Conf. on Field-Programmable Technology \u2013 FPT 2010, pp. 200\u2013207. IEEE (2010)","DOI":"10.1109\/FPT.2010.5681499"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Gyorfi, T., Cret, O., Suciu, A.: High Performance True Random Number Generator Based on FPGA Block RAMs. In: Proc. Int. Symposium on Parallel and Distributed Processing, pp. 1\u20138. IEEE (2009)","DOI":"10.1109\/IPDPS.2009.5161207"},{"issue":"2","key":"13_CR13","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/4.658619","volume":"33","author":"A. Hajimiri","year":"1998","unstructured":"Hajimiri, A., Lee, T.: A general theory of phase noise in electrical oscillators. IEEE Journal of Solid-State Circuits\u00a033(2), 179\u2013194 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Holleman, J., Otis, B., Bridges, S., Mitros, A., Diorio, C.: A 2.92 muW Hardware Random Number Generator. In: IEEE Proceedings of ESSCIRC (2006)","DOI":"10.1109\/ESSCIR.2006.307549"},{"key":"13_CR15","unstructured":"Killmann, W., Schindler, W.: AIS 31: Functionality classes and evaluation methodology for true (physical) random number generators, version 3.1. Bundesamt fur Sicherheit in der Informationstechnik (BSI), Bonn (2001), http:\/\/www.bsi.bund.de\/zertifiz\/zert\/interpr\/ais31e.pdf"},{"key":"13_CR16","unstructured":"Killmann, W., Schindler, W.: A proposal for: Functionality classes for random number generators, version 2.0. Tech. rep., Bundesamt fur Sicherheit in der Informationstechnik (BSI), Bonn (September 2011), https:\/\/www.bsi.bund.de\/EN\/Home\/home_node.html"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Kohlbrenner, P., Gaj, K.: An Embedded True Random Number Generator for FPGAs. In: Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays, pp. 71\u201378 (2004)","DOI":"10.1145\/968280.968292"},{"key":"13_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/978-3-642-23951-9_2","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2011","author":"M. Majzoobi","year":"2011","unstructured":"Majzoobi, M., Koushanfar, F., Devadas, S.: FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control. In: Preneel, B., Takagi, T. (eds.) CHES 2011. LNCS, vol.\u00a06917, pp. 17\u201332. Springer, Heidelberg (2011)"},{"key":"13_CR19","unstructured":"Marsaglia, G.: DIEHARD: Battery of Tests of Randomness (1996), http:\/\/stat.fsu.edu\/pub\/diehard\/"},{"key":"13_CR20","unstructured":"Rukhin, A., Soto, J., Nechvatal, J., Smid, J., Barker, E., Leigh, S., Levenson, M., Vangel, M., Banks, D., Heckert, A., Dray, J., Vo, S.: A statistical test suite for random and pseudorandom number generators for cryptographic applications, nist special publication 800-22 (2001), http:\/\/csrc.nist.gov\/ , http:\/\/csrc.ncsl.nist.gov\/publications\/nistbul\/html-archive\/dec-00.html"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Santoro, R., Sentieys, O., Roy, S.: On-line monitoring of random number generators for embedded security. In: Proceedings of IEEE International Symposium on Circuits and Systems, ISCAS 2009 (2009)","DOI":"10.1109\/ISCAS.2009.5118446"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"Simka, M., Drutarovsky, M., Fischer, V., Fayolle, J.: Model of a True Random Number Generator Aimed at Cryptographic Applications. In: Proceedings of 2006 IEEE International Symposium on Circuits and Systems, ISCAS 2006, p. 4 (2006)","DOI":"10.1109\/ISCAS.2006.1693909"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Sunar, B., Martin, W., Stinson, D.: A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks. IEEE Transactions on Computers, 109\u2013119 (2007)","DOI":"10.1109\/TC.2007.250627"},{"key":"13_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1007\/3-540-36400-5_32","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"T. Tkacik","year":"2003","unstructured":"Tkacik, T.: A Hardware Random Number Generator. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 450\u2013453. Springer, Heidelberg (2003)"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"Valtchanov, B., Aubert, A., Bernard, F., Fischer, V.: Characterization of randomness sources in ring oscillator-based true random number generators in FPGAs. In: 13th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010, pp. 1\u20136 (2010)","DOI":"10.1109\/DDECS.2010.5491819"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"Valtchanov, B., Fischer, V., Aubert, A.: Enhanced TRNG Based on the Coherent Sampling. In: 2009 International Conference on Signals, Circuits and Systems (2009)","DOI":"10.1109\/ICSCS.2009.5412601"},{"issue":"4","key":"13_CR27","first-page":"631","volume":"18","author":"M. Varchola","year":"2009","unstructured":"Varchola, M., Drutarovsky, M.: Embedded Platform for Automatic Testing and Optimizing of FPGA Based Cryptographic True Random Number Generators. Radioengineering\u00a018(4), 631\u2013638 (2009)","journal-title":"Radioengineering"},{"key":"13_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/978-3-642-15031-9_24","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"M. Varchola","year":"2010","unstructured":"Varchola, M., Drutarovsky, M.: New High Entropy Element for FPGA Based True Random Number Generators. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol.\u00a06225, pp. 351\u2013365. Springer, Heidelberg (2010)"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Veljkovic, F., Rozic, V., Verbauwhede, I.: Low-Cost Implementations of On-the-Fly Tests for Random Number Generators. In: Design, Automation, and Test in Europe \u2013 DATE 2012. EDAA (2012)","DOI":"10.1109\/DATE.2012.6176635"},{"key":"13_CR30","doi-asserted-by":"crossref","unstructured":"Wold, K., Tan, C.H.: Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings. In: 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 385\u2013390 (2008)","DOI":"10.1109\/ReConFig.2008.17"}],"container-title":["Lecture Notes in Computer Science","Constructive Side-Channel Analysis and Secure Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-29912-4_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T01:29:05Z","timestamp":1742952545000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-29912-4_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642299117","9783642299124"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-29912-4_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}