{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:25:42Z","timestamp":1761675942186,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642299117"},{"type":"electronic","value":"9783642299124"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-29912-4_8","type":"book-chapter","created":{"date-parts":[[2012,4,19]],"date-time":"2012-04-19T07:19:30Z","timestamp":1334819970000},"page":"89-104","source":"Crossref","is-referenced-by-count":20,"title":["A New Scan Attack on RSA in Presence of Industrial Countermeasures"],"prefix":"10.1007","author":[{"given":"Jean","family":"Da Rolt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amitabh","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marie-Lise","family":"Flottes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"Yang, B., Wu, K., Karri, R.: Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard. In: Proceedings IEEE International Test Conference, ITC (2004)"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Yang, B., Wu, K., Karri, R.: Secure Scan: A Design-for-Test Architecture for Crypto Chips. In: Proceedings ACM\/IEEE Design Automation Conference (DAC), pp. 135\u2013140 (June 2005)","DOI":"10.1145\/1065579.1065617"},{"key":"8_CR3","unstructured":"Sengar, G., Mukhopadhayay, D., Chowdhury, D.: An Efficient Approach to Develop Secure Scan Tree for Crypto-Hardware. In: 15th International Conference on Advanced Computing and Communications"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Inoue, M., Yoneda, T., Hasegawa, M., Fujiwara, H.: Partial Scan Approach for Secret Information Protection. In: European Test Symposium, pp. 143\u2013148 (2009)","DOI":"10.1109\/ETS.2009.15"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Nara, R., Satoh, K., Yanagisawa, M., Ohtsuki, T., Togawa, N.: Scan-Based Side-Channel Attack Against RSA Cryptosystems Using Scan Signatures. IEICE Transaction Fundamentals\u00a0E93-A(12) (December 2010), Special Section on VLSI Design and CAD Algorithms","DOI":"10.1587\/transfun.E93.A.2481"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Wang, L.-T., Wen, X., Furukawa, H., Hsu, F.-S., Lin, S.-H., Tsai, S.-W., Abdel-Hafez, K.S., Wu, S.: VirtualScan: a new compressed scan technology for test cost reduction. In: Proceedings of International Test Conference, ITC 2004, October 26-28, pp. 916\u2013925 (2004)","DOI":"10.1109\/TEST.2004.1387356"},{"issue":"5","key":"8_CR7","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J. Rajski","year":"2004","unstructured":"Rajski, J., Tyszer, J., Kassab, M., Mukherjee, N.: Embedded deterministic test. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a023(5), 776\u2013792 (2004)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Mitra, S., Kim, K.S.: X-compact: an efficient response compaction technique for test cost reduction. In: Proc. ITC 2002, pp. 311\u2013320 (2002)","DOI":"10.1109\/TEST.2002.1041774"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Liu, C., Huang, Y.: Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance. In: 25th IEEE VLSI Test Symposium, VTS (2007)","DOI":"10.1109\/VTS.2007.29"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Nara, R., Togawa, N., Yanagisawa, M., Ohtsuki, T.: Scan-Based Attack against Elliptic Curve Cryptosystems. In: Asia South-Pacific Design Automatic Conference, ASPDAC (2010)","DOI":"10.2197\/ipsjtsldm.4.47"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Liu, Y., Wu, K., Karri, R.: Scan-based Attacks on Linear Feedback Shift Register Based Stream Ciphers. ACM Transactions on Design Automation of Electronic Systems, TODAES (2011)","DOI":"10.1145\/1929943.1929952"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Das, A., Knezevic, M., Seys, S., Verbauwhede, I.: Challenge-response based secure test wrapper for testing cryptographic circuits. In: IEEE European Test Symposium, ETS (2011)","DOI":"10.1109\/DATE.2012.6176618"},{"key":"8_CR13","unstructured":"H\u00e9ly, D., Flottes, M., Bancel, F., Rouzeyre, B., Berard, N., Renovell, M.: Scan Design and Secure Chip. In: 10th IEEE International On-Line Testing Symposium, IOLTS 2004 (2004)"},{"key":"8_CR14","unstructured":"H\u00e9ly, D., Bancel, F., Flottes, M., Rouzeyre, B.: Test Control for Secure Scan Designs. In: European Test Symposium, ETS 2005 (2005)"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Da Rolt, J., Di Natale, G., Flottes, M., Rouzeyre, B.: New security threats against chips containing scan chain structures. Hardware Oriented Security and Trust, HOST (2011)","DOI":"10.1109\/HST.2011.5955005"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Da Rolt, J., Di Natale, G., Flottes, M., Rouzeyre, B.: Scan attacks and countermeasures in presence of scan response compactors. In:16th IEEE European Test Symposium, ETS (2011)","DOI":"10.1109\/ETS.2011.30"},{"key":"8_CR17","unstructured":"Menezes, A., van Oorschot, P., Vanstone, S.: Efficient Implementations. In: Handbook of Applied Cryptography, ch. 14. CRC Press (1996)"},{"key":"8_CR18","unstructured":"Gezel Hardware\/Software Codesign Environment, http:\/\/rijndael.ece.vt.edu\/gezel2\/"}],"container-title":["Lecture Notes in Computer Science","Constructive Side-Channel Analysis and Secure Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-29912-4_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T01:29:00Z","timestamp":1742952540000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-29912-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642299117","9783642299124"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-29912-4_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}