{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T01:10:13Z","timestamp":1743383413035,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642309755"},{"type":"electronic","value":"9783642309762"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-30976-2_64","type":"book-chapter","created":{"date-parts":[[2012,6,12]],"date-time":"2012-06-12T16:58:11Z","timestamp":1339520291000},"page":"528-536","source":"Crossref","is-referenced-by-count":2,"title":["A Multi-objective Mapping Strategy for Application Specific Emesh Network-on-Chip (NoC)"],"prefix":"10.1007","author":[{"given":"Bixia","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Sulei","family":"Tian","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"64_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., Micheli, G.D.: Networks on Chips: A New SoC Paradigm. IEEE Computer Society\u00a035(1), 70\u201378 (2002)","journal-title":"IEEE Computer Society"},{"key":"64_CR2","doi-asserted-by":"crossref","unstructured":"Kumar, S., Foster, I., Kesselman, C.: A network on chip architecture and design methodology. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 117\u2013124 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"issue":"4","key":"64_CR3","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","volume":"14","author":"K. Srinivasan","year":"2006","unstructured":"Srinivasan, K., Chatha, K., Konjevod, G.: Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a014(4), 407\u2013420 (2006)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"64_CR4","doi-asserted-by":"publisher","first-page":"674","DOI":"10.1109\/TVLSI.2008.2011205","volume":"17","author":"G. Leary","year":"2009","unstructured":"Leary, G., Srinivasan, K., Mehta, K., Chatha, K.S.: Design of network-on-chip architectures with a genetic algorithm-based technique. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017(5), 674\u2013687 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"10","key":"64_CR5","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/TVLSI.2008.2004592","volume":"17","author":"V. Dumitriu","year":"2009","unstructured":"Dumitriu, V., Khan, G.: Throughput-oriented NoC topology generation and analysis for high performance SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017(10), 1433\u20131446 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"64_CR6","doi-asserted-by":"crossref","unstructured":"Umit, Y.O., Hu, J.: Key research problems in NoC design: A Holistic Perspective. In: International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), pp. 69\u201374 (2005)","DOI":"10.1145\/1084834.1084856"},{"key":"64_CR7","doi-asserted-by":"crossref","unstructured":"Tang, L., Peng, H., Yang, Y.: A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In: Euromicro Symposium on Digital System Design, pp. 180\u2013187 (2003)","DOI":"10.1109\/DSD.2003.1231923"},{"key":"64_CR8","doi-asserted-by":"crossref","unstructured":"Hu, J., Marcuiescu, R.: Energy-Aware Mapping for Tile-based NoC Architectures under Performance Constraints. In: Asia and South Pacific Design Automation (ASP-DAC), pp. 233\u2013239 (2003)","DOI":"10.1145\/1119772.1119818"},{"key":"64_CR9","doi-asserted-by":"crossref","unstructured":"Murali, S., Micheli, G.D.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), vol.\u00a02, pp. 896\u2013901 (2004)","DOI":"10.1109\/DATE.2004.1269002"},{"issue":"4","key":"64_CR10","first-page":"370","volume":"12","author":"A. Giuseppe","year":"2006","unstructured":"Giuseppe, A., Vincenzo, C., Maurizio, P.: A Multi-Objective Genetic Approach to Mapping Problem on Network-on-Chip. Journal of Universal Computer Science\u00a012(4), 370\u2013394 (2006)","journal-title":"Journal of Universal Computer Science"},{"key":"64_CR11","doi-asserted-by":"crossref","unstructured":"Rabindra, K.J., Gopal, K.S.: A Multi-Objective Evolutionary Algorithm Based Optimization Model for Network-on-Chip Synthesis. In: International Conference on Information Technology New Generation (ITNG), pp. 977\u2013982 (2007)","DOI":"10.1109\/ITNG.2007.10"},{"issue":"1","key":"64_CR12","first-page":"17","volume":"2","author":"K.J. Rabindra","year":"2008","unstructured":"Rabindra, K.J., Prabhat, K.M.: Design Space Exploration of Network-on-Chip. International Journal of Computing and ICT Research\u00a02(1), 17\u201325 (2008)","journal-title":"International Journal of Computing and ICT Research"},{"key":"64_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1007\/978-3-642-21515-5_34","volume-title":"Advances in Swarm Intelligence","author":"Z. Deng","year":"2011","unstructured":"Deng, Z., Gu, H., Feng, H., Shu, B.: Artificial Bee Colony Based Mapping for Application Specific Network-on-Chip Design. In: Tan, Y., Shi, Y., Chai, Y., Wang, G. (eds.) ICSI 2011, Part I. LNCS, vol.\u00a06728, pp. 285\u2013292. Springer, Heidelberg (2011)"},{"key":"64_CR14","unstructured":"Hu, J., Marculescu, R.: Exploiting the routing flexibility for energy\/performance aware mapping of regular NoC architectures. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 688\u2013693 (2003)"}],"container-title":["Lecture Notes in Computer Science","Advances in Swarm Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-30976-2_64.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:28:57Z","timestamp":1743380937000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-30976-2_64"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642309755","9783642309762"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-30976-2_64","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}