{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:45Z","timestamp":1774738365104,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642314230","type":"print"},{"value":"9783642314247","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31424-7_37","type":"book-chapter","created":{"date-parts":[[2012,6,21]],"date-time":"2012-06-21T14:26:49Z","timestamp":1340288809000},"page":"513-531","source":"Crossref","is-referenced-by-count":11,"title":["nuTAB-BackSpace: Rewriting to Normalize Non-determinism in Post-silicon Debug Traces"],"prefix":"10.1007","author":[{"given":"Flavio M.","family":"De Paula","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan J.","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Bradley, P., Dwarakanath, K., Levin, P., Memmi, G., Miller, D.: A Reconfigurable Design-for-Debug Infrastructure for SoCs. In: DAC. IEEE (2006)","DOI":"10.1145\/1146909.1146916"},{"key":"37_CR2","doi-asserted-by":"crossref","unstructured":"Adir, A., Golubev, M., Landa, S., Nahir, A., Shurek, G., Sokhin, V., Ziv, A.: Threadmill: a post-silicon exerciser for multi-threaded processors. In: DAC. IEEE (2011)","DOI":"10.1145\/2024724.2024916"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Anis, E., Nicolici, N.: Low Cost Debug Architecture using Lossy Compression for Silicon Debug. In: DATE. IEEE (2007)","DOI":"10.1109\/DATE.2007.364595"},{"key":"37_CR4","unstructured":"ARM. Embedded Trace Macrocell Architecture Specification. Trace and Debug. ARM (2007), Ref: IHI00140"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"Baader, F., Nipkow, T.: Term Rewriting and All That. Cambridge Univ. Press (1998)","DOI":"10.1017\/CBO9781139172752"},{"key":"37_CR6","doi-asserted-by":"crossref","unstructured":"Basu, K., Mishra, P., Patra, P.: Efficient combination of trace and scan signals for post silicon validation and debug. In: International Test Conference (ITC 2011). IEEE (2011)","DOI":"10.1109\/TEST.2011.6139157"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Bentley, B., Gray, R.: Validating the Intel Pentium 4 processor. Intel Technology Journal (Quarter 1, 2001)","DOI":"10.1145\/378239.378473"},{"key":"37_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1007\/3-540-49059-0_14","volume-title":"Tools and Algorithms for the Construction of Analysis of Systems","author":"A. Biere","year":"1999","unstructured":"Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic Model Checking without BDDs. In: Cleaveland, W.R. (ed.) TACAS 1999. LNCS, vol.\u00a01579, pp. 193\u2013207. Springer, Heidelberg (1999)"},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"Book, R.V., Otto, F.: String-Rewriting Systems. Springer (1993)","DOI":"10.1007\/978-1-4613-9771-7"},{"key":"37_CR10","unstructured":"Chang, K.H., Markov, I.L., Bertacco, V.: Automating Post-Silicon Debugging and Repair. In: ICCAD (2007)"},{"issue":"1","key":"37_CR11","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1109\/TCAD.2006.882511","volume":"26","author":"K.H. Chang","year":"2007","unstructured":"Chang, K.H., Bertacco, V., Markov, I.L.: Simulation-Based Bug Trace Minimization With BMC-Based Refinement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a026(1), 152\u2013165 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"37_CR12","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1145\/5397.5399","volume":"8","author":"E.M. Clarke","year":"1986","unstructured":"Clarke, E.M., Emerson, E.A., Sistla, A.P.: Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications. ACM TOPLAS\u00a08(2), 244\u2013263 (1986)","journal-title":"ACM TOPLAS"},{"key":"37_CR13","doi-asserted-by":"crossref","unstructured":"Clarke, E.M., Grumberg, O., Long, D.E.: Model checking and abstraction. In: POPL, pp. 343\u2013354 (1992)","DOI":"10.1145\/143165.143235"},{"key":"37_CR14","doi-asserted-by":"crossref","unstructured":"de Paula, F.M., Gort, M., Hu, A.J., Wilton, S.J.E., Yang, J.: BackSpace: formal analysis for post-silicon debug. In: FMCAD. IEEE (2008)","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"key":"37_CR15","doi-asserted-by":"crossref","unstructured":"de Paula, F.M., Nahir, A., Nevo, Z., Orni, A., Hu, A.J.: TAB-BackSpace: Unlimited-length trace buffers with zero additional on-chip overhead. In: DAC. IEEE (2011)","DOI":"10.1145\/2024724.2024821"},{"key":"37_CR16","doi-asserted-by":"crossref","unstructured":"Hong, T., Li, Y., Park, S.B., Mui, D., Lin, D., Kaleq, Z.A., Hakim, N., Naeimi, H., Gardner, D.S., Mitra, S.: QED: Quick Error Detection tests for effective post-silicon validation. In: International Test Conference (ITC). IEEE (2010)","DOI":"10.1109\/TEST.2010.5699215"},{"key":"37_CR17","unstructured":"Klug, H.P.: Microprocessor testing by instruction sequences derived from random patterns. In: International Test Conference (ITC). IEEE (1988)"},{"issue":"2","key":"37_CR18","first-page":"285","volume":"28","author":"H.F. Ko","year":"2009","unstructured":"Ko, H.F., Nicolici, N.: Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. IEEE TCAD\u00a028(2), 285\u2013297 (2009)","journal-title":"IEEE TCAD"},{"key":"37_CR19","doi-asserted-by":"crossref","unstructured":"Lee, D.H., Reddy, S.M.: On Determining Scan Flip-Flops in Partial-Scan Designs. In: IEEE International Computer-Aided Design. Digest of Technical Papers, pp. 322\u2013325. IEEE International (November 1990)","DOI":"10.1109\/ICCAD.1990.129914"},{"issue":"18","key":"37_CR20","doi-asserted-by":"publisher","first-page":"1527","DOI":"10.1049\/el:20001086","volume":"36","author":"S. Park","year":"2000","unstructured":"Park, S., Yang, S., Cho, S.: Optimal State Assignment Technique for Partial Scan Designs. Electronics Letters\u00a036(18), 1527\u20131529 (2000)","journal-title":"Electronics Letters"},{"key":"37_CR21","doi-asserted-by":"crossref","unstructured":"Park, S.B., Mitra, S.: IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization in Processors. In: DAC. IEEE (2008)","DOI":"10.1145\/1391469.1391569"},{"key":"37_CR22","doi-asserted-by":"crossref","unstructured":"Prabhakar, S., Hsiao, M.: Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug. In: Asian Test Symposium. IEEE (2009)","DOI":"10.1109\/ATS.2009.20"},{"key":"37_CR23","unstructured":"Quinton, B.R., Wilton, S.J.E.: Concentrator Access Networks for Programmable Logic Cores on SoCs. In: Int\u2019l. Symp. on Circuits and Systems. IEEE (2005)"},{"key":"37_CR24","unstructured":"Web Reference, http:\/\/www.gaisler.com"},{"key":"37_CR25","unstructured":"Web Reference, http:\/\/www.opencores.org"},{"key":"37_CR26","unstructured":"Web Reference, http:\/\/www.xilinx.com\/univ\/xupv5-lx110t.html"},{"key":"37_CR27","doi-asserted-by":"crossref","unstructured":"Riley, M., Chelstrom, N., Genden, M., Sawamura, S.: Debug of the CELL Processor: Moving the Lab into Silicon. In: International Test Conference. IEEE (2006)","DOI":"10.1109\/TEST.2006.297671"},{"key":"37_CR28","doi-asserted-by":"crossref","unstructured":"Safarpour, S., Mangassarian, H., Veneris, A.G., Liffiton, M.H., Sakallah, K.A.: Improved Design Debugging Using Maximum Satisfiability. In: Formal Methods in Computer-Aided Design. IEEE (2007)","DOI":"10.1109\/FMCAD.2007.4401977"},{"issue":"1","key":"37_CR29","first-page":"46","volume":"C-22","author":"M.J.Y. Williams","year":"1973","unstructured":"Williams, M.J.Y., Angell, J.B.: Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic. IEEE TC\u00a0C-22(1), 46\u201360 (1973)","journal-title":"IEEE TC"},{"key":"37_CR30","doi-asserted-by":"crossref","unstructured":"Yang, J.S., Touba, N.A.: Expanding Trace Buffer Observation Window for In-System Silicon Debug through Selective Capture. In: VLSI Test Symposium 2008. IEEE (2008)","DOI":"10.1109\/VTS.2008.41"},{"key":"37_CR31","unstructured":"Zhu, C.S., Weissenbacher, G., Malik, S.: Post-silicon fault localisation using maximum satisfiability and backbones. In: Formal Methods in Computer-Aided Design (FMCAD). IEEE (2011)"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31424-7_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T09:31:36Z","timestamp":1743586296000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31424-7_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314230","9783642314247"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31424-7_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}