{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T03:10:11Z","timestamp":1743649811806,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314636"},{"type":"electronic","value":"9783642314643"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31464-3_6","type":"book-chapter","created":{"date-parts":[[2012,7,2]],"date-time":"2012-07-02T15:20:38Z","timestamp":1341242438000},"page":"50-59","source":"Crossref","is-referenced-by-count":0,"title":["Data Transfers on the Fly for Hierarchical Systems of Chip Multi-Processors"],"prefix":"10.1007","author":[{"given":"Marek","family":"Tudruj","sequence":"first","affiliation":[]},{"given":"\u0141ukasz","family":"Ma\u015bko","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Owens, J.D., et al.: Research Challenges for On-Chip Interconnection Networks. IEEE MICRO, 96\u2013108 (September-October 2007)","DOI":"10.1109\/MM.2007.4378787"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Kundu, S., Peh, L.S.: On-Chip Interconnects for Multicores. IEEE MICRO, 3\u20135 (September-October 2007)","DOI":"10.1109\/MM.2007.4378778"},{"key":"6_CR3","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1016\/j.sysarc.2003.07.005","volume":"50","author":"T.T. Ye","year":"2004","unstructured":"Ye, T.T., et al.: Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture\u00a050, 81\u2013104 (2004)","journal-title":"Journal of Systems Architecture"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in Multi\u2013Core Architectures: Understanding Mechanisms, Overheads and Scaling. SIGARCH Computer Architecture News\u00a033(2) (May 2005)","DOI":"10.1145\/1080695.1070004"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Wu, X., Taylor, V., Lively, C., Sharkawi, S.: Performance Analysis and Optimization of Parallel Scientific Applications on CMP Cluster Systems. Scalable Computing: Practice and Experience\u00a010(1) (2009)","DOI":"10.1109\/ICPP-W.2008.21"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Chi, Z., Xin, Y., Srinivasan, A.: Processor affinity and MPI performance on SMP-CMP clusters. In: Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010, April 19-23, pp. 1\u20138. IEEE CS Press (2010)","DOI":"10.1109\/IPDPSW.2010.5470774"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Shen, J.-S., Hsiung, P.-A. (eds.): Dynamic Reconfigurable Network-on-Chip Design, Innovations for Computational Processing and Communication. IGI Global (2010)","DOI":"10.4018\/978-1-61520-807-4"},{"key":"6_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"558","DOI":"10.1007\/3-540-44520-X_76","volume-title":"Euro-Par 2000 Parallel Processing","author":"A. Milenkovic","year":"2000","unstructured":"Milenkovic, A., Milutinovic, V.: Cache Injection: A Novel Technique for Tolerating Memory Latency in Bus-Based SMPs. In: Bode, A., Ludwig, T., Karl, W.C., Wism\u00fcller, R. (eds.) Euro-Par 2000. LNCS, vol.\u00a01900, pp. 558\u2013566. Springer, Heidelberg (2000)"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Tudruj, M., Ma\u015bko, \u0141.: Dynamic SMP Clusters with Communication on the Fly in NoC Technology for Very Fine Grain Computations. In: ISPDC 2004, Cork, pp. 97\u2013104. IEEE CS Press (July 2004)","DOI":"10.1109\/ISPDC.2004.20"},{"key":"6_CR10","unstructured":"Tudruj, M., Ma\u015bko, \u0141.: Towards Massively Parallel Computations Based on Dynamic SMP Clusters wih Communication on the Fly. In: ISPDC 2005, Lille, France, pp. 155\u2013162. IEEE CS Press (July 2005)"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Tudruj, M., Ma\u015bko, \u0141.: Dynamic SMP Clusters with Communication on the Fly in SoC Technology Applied for Medium-Grain Parallel Matrix Multiplication. In: PDP 2007, Naples, Italy, pp. 270\u2013277. IEEE CS Press (February 2007)","DOI":"10.1109\/PDP.2007.40"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Laskowski, E., Ma\u015bko, \u0141., Tudruj, M., Thor, M.: Program Execution Control in a Multi CMP Module System with a Look-Ahead Configured Global Network. In: ISPDC 2009, Lisbon, pp. 193\u2013204. IEEE CS Press (July 2009)","DOI":"10.1109\/ISPDC.2009.37"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing and Applied Mathematics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31464-3_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T02:29:45Z","timestamp":1743647385000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31464-3_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314636","9783642314643"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31464-3_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}