{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:55:17Z","timestamp":1773406517944,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642314933","type":"print"},{"value":"9783642314940","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_13","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"111-120","source":"Crossref","is-referenced-by-count":6,"title":["Arithmetic Algorithms for Ternary Number System"],"prefix":"10.1007","author":[{"given":"Subrata","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha Sarathi","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samar","family":"Sensarma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"6","key":"13_CR1","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1511\/2001.40.3268","volume":"89","author":"B. Hayes","year":"2001","unstructured":"Hayes, B.: Third Base. American scientist\u00a089(6), 490\u2013494 (2001)","journal-title":"American scientist"},{"key":"13_CR2","unstructured":"Knuth, D.E.: The Art of Computer programming, 3rd edn., vol.\u00a02. Pearson Education"},{"key":"13_CR3","unstructured":"Sherwani, N.A.: Algorithms for VLSI Physical Design Automation"},{"issue":"1","key":"13_CR4","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1155\/1996\/94696","volume":"4","author":"A. Srivastava","year":"1996","unstructured":"Srivastava, A., Venkatapathy, K.: Design and implementation of a low power ternary full adder. VLSI Design\u00a04(1), 75\u201381 (1996)","journal-title":"VLSI Design"},{"issue":"8","key":"13_CR5","first-page":"3576","volume":"2","author":"A. Sathish Kumar","year":"2010","unstructured":"Sathish Kumar, A., Swetha Priya, A.: The Minimization of Ternary Combinational Circuits-A Survey. International Journal of Engineering and Technology\u00a02(8), 3576\u20133589 (2010)","journal-title":"International Journal of Engineering and Technology"},{"key":"13_CR6","unstructured":"Dhande, A.P., Ingole, V.T.: Design and Implementation of 2-Bit ternary ALU Slice. In: 3rd International Conference SETIT, Tunisia (2005)"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Balla, P.C., Antoniou, A.: Low Power dissipation of MOS Ternary logic Family. IEEE Journal of Solid State Circuits\u00a0Sc-19(5) (1994)","DOI":"10.1109\/JSSC.1984.1052216"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Lin, S., Kim, Y.-B., Lombardi, F.: CNTFET Based Design of Ternary Logic Gates and Arithmetic Circuits. IEEE Transactions of Nanotechnology\u00a02(11) (2011)","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"13_CR9","volume-title":"Low Power CMOS VLSI Circuit Design","author":"K. Roy","year":"2011","unstructured":"Roy, K., Prasad, S.C.: Low Power CMOS VLSI Circuit Design. Wiley, India (2011)"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Felicijan, T., Furber, S.B.: An Asynchronous Ternary Logic System. IEEE Transaction on Very Large Scale Intregation System\u00a011(6) (2003)","DOI":"10.1109\/TVLSI.2003.819571"},{"key":"13_CR11","unstructured":"Vasundara Patel, K.S., Gurumurthy, K.S.: Multi-valued Logic Addition and Multiplication in Galois Field. In: IEEE International Conference on Advances in Computing, Control and Telecommunication Technologies (2009)"},{"key":"13_CR12","volume-title":"2nd International Conference on Computer, Communication, Control and Information Technology","author":"S. Das","year":"2012","unstructured":"Das, S., Sain, J.P., Dasgupta, P., Sensarma, S.: Algorithms for Ternary Number System. In: 2nd International Conference on Computer, Communication, Control and Information Technology, February 25-26. Elsevier Pub., India (2012)"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T12:03:42Z","timestamp":1620129822000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}