{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T05:10:57Z","timestamp":1775711457619,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642314933","type":"print"},{"value":"9783642314940","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_16","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"139-146","source":"Crossref","is-referenced-by-count":13,"title":["Ultra-Low Power Sub-threshold SRAM Cell Design to Improve Read Static Noise Margin"],"prefix":"10.1007","author":[{"given":"Chandrabhan","family":"Kushwah","sequence":"first","affiliation":[]},{"given":"Santosh K.","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/JPROC.2009.2035453","volume":"98","author":"D. Markovic","year":"2010","unstructured":"Markovic, D., Wang, C.C., Alarcon, L.P., Liu, T.-T., Rabaey, J.M.: Ultralow-Power Design in Near-Threshold Region. Proc. of the IEEE\u00a098, 237\u2013252 (2010)","journal-title":"Proc. of the IEEE"},{"key":"16_CR2","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A. Wang","year":"2005","unstructured":"Wang, A., Chandrakasan, A.: A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits\u00a040, 310\u2013319 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Vladimirescu, A., Yu, C., Thomas, O., Huifang, Q., Markovic, D., Valentian, A., Ionita, R., Rabaey, J., Amara, A.: Ultra-low-voltage robust design issues in deep-submicron CMOS. In: The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, pp. 49\u201352. IEEE (2004)","DOI":"10.1109\/NEWCAS.2004.1359013"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Raychowdhury, A., Mukhopadhyay, S., Roy, K.: A feasibility study of subthreshold SRAM across technology generations. In: Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 417\u2013422. IEEE (2005)","DOI":"10.1109\/ICCD.2005.7"},{"key":"16_CR5","unstructured":"Eric, V.: Weak Inversion for Ultimate Low-Power Logic. In: Low-Power CMOS Circuits. CRC Press (2005)"},{"key":"16_CR6","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","volume":"44","author":"I.J. Chang","year":"2009","unstructured":"Chang, I.J., Kim, J.J., Park, S.P., Roy, K.: A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS. IEEE Journal of Solid-State Circuits\u00a044, 650\u2013658 (2009)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Kim, T.-H., Liu, J., Kim, C.H.: An 8T Subthreshold SRAM Cell Utilizing Reverse Short Channel Effect for Write Margin and Read Performance Improvement. In: IEEE Custom Integrated Circuits Conference, pp. 241\u2013244. IEEE (2007)","DOI":"10.1109\/CICC.2007.4405723"},{"key":"16_CR8","doi-asserted-by":"publisher","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2007564","volume":"17","author":"B. Zhai","year":"2009","unstructured":"Zhai, B., Pant, S., Nazhandali, L., Hanson, S., Olson, J., Reeves, A., Minuth, M., Helfand, R., Austin, T., Sylvester, D., Blaauw, D.: Energy- Efficient Subthreshold Processor Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017, 1127\u20131137 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"16_CR9","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/JSSC.2007.908005","volume":"43","author":"N. Verma","year":"2008","unstructured":"Verma, N., Chandrakasan, A.P.: A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy. IEEE Journal of Solid-State Circuits\u00a043, 141\u2013149 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Fisher, S., Teman, A., Vaysman, D., Gertsman, A., Yadid-Pecht, O., Fish, A.: Digital subthreshold logic design - motivation and challenges. In: IEEE 25th Convention of Electrical and Electronics Engineers in Israel, pp. 702\u2013706. IEEE (2008)","DOI":"10.1109\/EEEI.2008.4736624"},{"key":"16_CR11","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/JSSC.2006.891726","volume":"42","author":"B.H. Calhoun","year":"2007","unstructured":"Calhoun, B.H., Chandrakasan, A.P.: A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. IEEE Journal of Solid State Circuits\u00a042, 680\u2013688 (2007)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Wang, A., Calhoun, B.H., Chandrakasan, A.P.: Sub-threshold design for ultra-low-power systems. Springer (2006)","DOI":"10.1145\/1165573.1165661"},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Chang, M.-F., Chang, S.-W., Chou, P.-W., Wu, W.-C.: A 130 mV SRAM with Expanded Write and Read Margins for Subthreshold Applications. IEEE Journal of Solid-State Circuits\u00a046(2) (2011)","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Itoh, K.: Low-voltage memories for power-aware systems. In: Proc. of the International Symposium on Low Power Electronics and Design, pp. 1\u20136 (2002)","DOI":"10.1109\/LPE.2002.146699"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Wang, A., Chandrakasan, A.: A 180mV FFT processor using subthreshold circuit techniques. In: Solid-State Circuits Conference, vol.\u00a01, pp. 292\u2013529 (2004)","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Calhoun, B.H., Chandrakasan, A.: Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS. In: Proc. of the 31st European Solid-State Circuits Conference, pp. 363\u2013366 (2005)","DOI":"10.1109\/ISSCC.2006.1696325"},{"issue":"1","key":"16_CR17","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1109\/TED.2007.911356","volume":"55","author":"K. Zhang","year":"2008","unstructured":"Zhang, K., Hamzaoglu, F., Wang, Y.: Low Power SRAMs in nanoscale CMOS technologies. IEEE Trans. Electron Devices\u00a055(1), 145\u2013151 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"5","key":"16_CR18","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"SC-22","author":"E. Seevinck","year":"1987","unstructured":"Seevinck, E., List, F., Lohstroh, J.: Static-noise margin analysis of MOS transistors. IEEE Journal of Solid-State Circuits\u00a0SC-22(5), 748\u2013754 (1987)","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:44:57Z","timestamp":1743619497000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}