{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T19:10:14Z","timestamp":1743621014886,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_18","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"156-165","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of a New Offset Generator Block for the Low-Voltage, Low-Power Self Biased Threshold Voltage Extractor Circuit"],"prefix":"10.1007","author":[{"given":"Rituparna","family":"Dasgupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dipankar","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jagannath","family":"Samanta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sayan","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandan Kumar","family":"Sarkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Wang, Z.: Automatic V T Extractors Based on An nxn2 MOS Transistor Array and Their Application. IEEE J. Solid-State Circuits, 1277\u20131285 (1992)","DOI":"10.1109\/4.149434"},{"key":"18_CR2","volume-title":"CMOS Digital Integrated Circuits","author":"S.M. Kang","year":"2010","unstructured":"Kang, S.M., Leblebici, Y.: CMOS Digital Integrated Circuits. Tata McGraw Hill Education Private Limited, New Delhi (2010)"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Yu, C.G., Geiger, R.L.: An Accurate and Matching-free Threshold Voltage Extraction Scheme for MOS Transistors. In: Proc. IEEE International Symposium on Circuits and Systems, vol.\u00a04, pp. 115\u2013118 (1994)","DOI":"10.1109\/ISCAS.1994.409211"},{"issue":"6","key":"18_CR4","doi-asserted-by":"publisher","first-page":"704","DOI":"10.1109\/4.217988","volume":"28","author":"M.G. Johnson","year":"1993","unstructured":"Johnson, M.G.: An Input-Free V T Extractor Circuit Using a Two Transistor Differential Amplifier. IEEE J. Solid-State Circuits\u00a028(6), 704\u2013705 (1993)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"18_CR5","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1080\/002072197135904","volume":"82","author":"I.M. Filanovsky","year":"1997","unstructured":"Filanovsky, I.M.: An Input-Free V T Extractor Circuit Using a Series Connection of Three Transistors. Int. J. Electron.\u00a082(5), 527\u2013532 (1997)","journal-title":"Int. J. Electron."},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Cilingiroglu, U., Hoon, S.K.: An Optimally Self-Biased Threshold-Voltage Extractor. IEEE Transactions on Instrumentation and Measurement\u00a052(5) (2003)","DOI":"10.1109\/TIM.2003.817903"},{"issue":"6","key":"18_CR7","doi-asserted-by":"publisher","first-page":"626","DOI":"10.1109\/82.943334","volume":"48","author":"G. Fikos","year":"2001","unstructured":"Fikos, G., Siskos, S.: Low-Voltage, Low-Power, Accurate CMOS V T Extractor. IEEE Transactions on Circuits Systems II\u00a048(6), 626\u2013628 (2001)","journal-title":"IEEE Transactions on Circuits Systems II"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Cilingiroglu, U., Hoon, S.K.: An Accurate Self-Bias Threshold Voltage Extractor Using Differential Difference Feedback Amplifier. In: Proc. IEEE International Symposium on Circuits and Systems, vol.\u00a05, pp. 209\u2013212 (2000)","DOI":"10.1109\/ISCAS.2000.857400"},{"key":"18_CR9","unstructured":"Hoon, S.K., Chen, J.: Threshold Voltage Extraction Circuit. Texas Instruments incorporated, United States patent, patent no. US 6844772B2 (2005)"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:45:00Z","timestamp":1743619500000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}