{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T19:10:21Z","timestamp":1743621021029,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_19","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"166-171","source":"Crossref","is-referenced-by-count":5,"title":["A High Speed, Low Jitter and Fast Acquisition CMOS Phase Frequency Detector for Charge Pump PLL"],"prefix":"10.1007","author":[{"given":"Manas Kumar","family":"Hati","sequence":"first","affiliation":[]},{"given":"Tarun Kanti","family":"Bhattacharyya","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","unstructured":"Razavi, B.: Design of Analog CMOS Integrated Circuits. McGraw-Hill (2001)"},{"key":"19_CR2","volume-title":"Principles of CMOS VLSI Design","author":"N.H.E. West","year":"1993","unstructured":"West, N.H.E., Eshragrian, K.: Principles of CMOS VLSI Design, 2nd edn. Addison Wesley, Reading (1993)","edition":"2"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Johansson, H.O.: A Simple Precharge CMOS Phase Frequency Detector. IEEE Journal of Solid State Circuits\u00a033(2) (February 1998)","DOI":"10.1109\/4.658634"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Larsson, P., Svensson, C.: Skew safety and logic flexibility in a true single phase clocked system. In: Proc. IEEE Int. Symp. Circuits and Syst., pp. 941\u2013944 (1995)","DOI":"10.1109\/ISCAS.1995.519920"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Kim, S., Lee, K., Moon, Y., et al.: A 960 Mbps\/pin interface for skew tolerant bus using low jitter PLL. IEEE Journal of Solid-State Circuits, 691\u2013700 (May 1997)","DOI":"10.1109\/4.568836"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:45:16Z","timestamp":1743619516000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}