{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T19:10:14Z","timestamp":1743621014887,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_20","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"172-179","source":"Crossref","is-referenced-by-count":1,"title":["ILP Based Approach for Input Vector Controlled (IVC) Toggle Maximization in Combinational Circuits"],"prefix":"10.1007","author":[{"given":"Jaynarayan T.","family":"Tudu","sequence":"first","affiliation":[]},{"given":"Deepak","family":"Malani","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"20_CR1","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F. Najm","year":"1994","unstructured":"Najm, F.: A survey of power estimation techniques in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a02, 446\u2013455 (1994)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"20_CR2","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/225871.225877","volume":"1","author":"M. Pedram","year":"1996","unstructured":"Pedram, M.: Power minimization in IC Design: Principles and Applications. ACM Transactions on Desing Automation of Electronics System\u00a01, 3\u201356 (1996)","journal-title":"ACM Transactions on Desing Automation of Electronics System"},{"key":"20_CR3","unstructured":"Subramanyan, P., Jangir, R.R., Tudu, J., Larsson, E., Singh, V.: Generation of minimal leakage input vectors with contrained nbti degradation. In: East West Design and Test Symposium, EWDTS 2010 (April 2010)"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Devadas, S., Keutzer, K., White, J.: Estimation of power dissipation in CMOS combinational circuits. In: Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 19.7\/1\u201319.7\/6 (May 1990)","DOI":"10.1109\/CICC.1990.124782"},{"key":"20_CR5","unstructured":"Wang, C.-Y., Roy, K.: Maximum power estimation for CMOS circuits using deterministic and statistic approaches. In: Proceedings of the Ninth International Conference on VLSI Design, pp. 364\u2013369 (January 1996)"},{"key":"20_CR6","unstructured":"Wang, C.-Y., Roy, K., Chou, T.-L.: Maximum power estimation for sequential circuits using a test generation based technique. In: Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 229\u2013232 (May 1996)"},{"key":"20_CR7","unstructured":"Pedram, M.: Advanced power estimation technique. In: Mermet, J., Nebel, W. (eds.) Low Power Design in Deep Submicron Technology. Kluwer Academic Publishers (2007)"},{"key":"20_CR8","doi-asserted-by":"publisher","first-page":"942","DOI":"10.1109\/43.936376","volume":"20","author":"Q. Wu","year":"2001","unstructured":"Wu, Q., Qiu, Q., Pedram, M.: Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a020, 942\u2013956 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Polian, I., Czutro, A., Kundu, S., Becker, B.: Power droop testing. In: International Conference on Computer Design, ICCD 2006, pp. 243\u2013250 (October 2006)","DOI":"10.1109\/ICCD.2006.4380824"},{"key":"20_CR10","unstructured":"Li, F., Hi, L., Saluja, K.K.: Estimation of maximum power-up current. In: Proceedings of the 15th International Conference on VLSID (2002)"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Luo, Z., Xu, Y., Han, Y., Li, X.: Maximum power-up current estimation of power-gated circuits. In: Proceedings of the 5th International Conference on ASIC, vol.\u00a02, pp. 1243\u20131246 (October 2003)","DOI":"10.1109\/ICASIC.2003.1277440"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Mangassarian, H., Veneris, A., Safarpour, S., Najm, F., Abadir, M.: Maximum circuit activity estimation using pseudo-boolean satisfiability. In: Design, Automation Test in Europe Conference Exhibition, DATE 2007, pp. 1\u20136 (April 2007)","DOI":"10.1109\/DATE.2007.364519"},{"key":"20_CR13","doi-asserted-by":"publisher","first-page":"706","DOI":"10.1016\/j.mejo.2007.05.001","volume":"38","author":"A. Sagahyroon","year":"2007","unstructured":"Sagahyroon, A., Aloul, F.A.: Using SAT-based techniques in power estimation. Microelectronics Journal\u00a038, 706\u2013715 (2007)","journal-title":"Microelectronics Journal"},{"issue":"4","key":"20_CR14","doi-asserted-by":"publisher","first-page":"153","DOI":"10.4304\/jait.1.4.153-162","volume":"1","author":"F.A. Aloul","year":"2010","unstructured":"Aloul, F.A., Sagahyroon, A.: Using SAT based technique in test vector generation. Journal of Advances in Information Technology\u00a01(4), 153\u2013162 (2010)","journal-title":"Journal of Advances in Information Technology"},{"issue":"8","key":"20_CR15","doi-asserted-by":"publisher","first-page":"1605","DOI":"10.1142\/S0218126611007980","volume":"20","author":"A. Sagahyroon","year":"2011","unstructured":"Sagahyroon, A., Aloul, F.A.: Using SAT based technique in low power state assignment. Journal of Circuits, Systems, and Computers\u00a020(8), 1605\u20131618 (2011)","journal-title":"Journal of Circuits, Systems, and Computers"},{"key":"20_CR16","unstructured":"Corporation, IBM ILOG CPLEX optimization studio. IBM Coporation (2010), http:\/\/www-01.ibm.com\/software\/integration\/optimization\/cplex-optimization-studio\/"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:45:41Z","timestamp":1743619541000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}