{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T04:20:53Z","timestamp":1743654053489,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_23","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"198-208","source":"Crossref","is-referenced-by-count":2,"title":["A Modified Scheme for Simultaneous Reduction of Test Data Volume and Testing Power"],"prefix":"10.1007","author":[{"given":"P. R.","family":"Sruthi","sequence":"first","affiliation":[]},{"given":"M. Nirmala","family":"Devi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Hirech, M.: Test cost and test power conflicts: EDA perspective. In: Proceedings of the 28th IEEE VLSI Test Symposium (VTS 2010), Santa Cruz, Calif., USA, p. 126 (2010)","key":"23_CR1","DOI":"10.1109\/VTS.2010.5469599"},{"doi-asserted-by":"crossref","unstructured":"Hamzaoglu, I., Patel, J.H.: Reducing test application time for full scan embedded cores. In: Proc. Int. Symp. Fault-Tolerant Comput., pp. 260\u2013267 (1999)","key":"23_CR2","DOI":"10.1109\/FTCS.1999.781060"},{"doi-asserted-by":"crossref","unstructured":"Jau-Shien, C., Chen-Shang, L.: Test set compaction for combinational circuits. In: Proceedings of Test Symposium, pp. 20\u201325 (1992)","key":"23_CR3","DOI":"10.1109\/ATS.1992.224429"},{"issue":"2","key":"23_CR4","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MDT.2009.37","volume":"26","author":"L.-M. Denq","year":"2009","unstructured":"Denq, L.-M., Hsing, Y.-T., Wu, C.-W.: Hybrid BIST scheme for multiple hetero-geneous embedded memories. IEEE Des. Test Comput.\u00a026(2), 64\u201372 (2009)","journal-title":"IEEE Des. Test Comput."},{"doi-asserted-by":"crossref","unstructured":"Mehta, U.S., Dasgupta, K.S., Devashrayee, N.M.: Research Article: Weighted Transition Based Reordering, Columnwise Bit Filling, and Difference Vector: A Power-Aware Test Data Compression Method. VLSI Design, Article ID 756561, 8 pages (2011)","key":"23_CR5","DOI":"10.1155\/2011\/756561"},{"doi-asserted-by":"crossref","unstructured":"Chandra, A., Chakrabarty, K.: Reduction of SOC test data volume, scan power and testing time using alternating run length codes. In: Proceedings of the 39th Design Automation Conference (DAC 2002), New Orleans, La, USA, pp. 673\u2013678 (2002)","key":"23_CR6","DOI":"10.1145\/514089.514090"},{"issue":"4","key":"23_CR7","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/MDT.2006.105","volume":"23","author":"N.A. Touba","year":"2006","unstructured":"Touba, N.A.: Survey of test vector compression techniques. IEEE Design and Test of Computers\u00a023(4), 294\u2013303 (2006)","journal-title":"IEEE Design and Test of Computers"},{"key":"23_CR8","volume-title":"VLSI Test Principles and Architectures","author":"L.-T. Wang","year":"2006","unstructured":"Wang, L.-T., Wu, C.-W., Wen, X.: VLSI Test Principles and Architectures. Morgan Kaufmann, San Mateo (2006)"},{"issue":"4","key":"23_CR9","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1145\/944027.944032","volume":"8","author":"L. Li","year":"2003","unstructured":"Li, L., Chakrabarty, K., Touba, N.: Test data compression using dictionaries with selective entries and fixed-length indices. ACM Trans. Des. Autom. Electron. Syst.\u00a08(4), 470\u2013490 (2003)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"6","key":"23_CR10","doi-asserted-by":"publisher","first-page":"797","DOI":"10.1109\/TCAD.2003.811452","volume":"22","author":"M.-E.N.A. Jas","year":"2003","unstructured":"Jas, M.-E.N.A., Ghosh-Dastidar, J., Touba, N.: An efficient test vector compression scheme using selective Huffman coding. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.\u00a022(6), 797\u2013806 (2003)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"23_CR11","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1109\/43.913754","volume":"20","author":"A. Chandra","year":"2001","unstructured":"Chandra, A., Chakrabarty, K.: System on a chip test data compression and decompression architectures based on Golomb codes. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.\u00a020(3), 355\u2013368 (2001)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"8","key":"23_CR12","doi-asserted-by":"publisher","first-page":"1146","DOI":"10.1109\/TC.2007.1057","volume":"56","author":"X. Kavousianos","year":"2007","unstructured":"Kavousianos, X., Kalligeros, E., Nikolos, D.: Optimal selective Huffman coding for test-data compression. IEEE Trans. Computers\u00a056(8), 1146\u20131152 (2007)","journal-title":"IEEE Trans. Computers"},{"issue":"1","key":"23_CR13","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1145\/1044111.1044117","volume":"10","author":"M. Nourani","year":"2005","unstructured":"Nourani, M., Tehranipour, M.: RL-Huffman encoding for test compression and power reduction in scan applications. ACM Trans. Des. Autom. Electron. Syst.\u00a010(1), 91\u2013115 (2005)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"8","key":"23_CR14","doi-asserted-by":"publisher","first-page":"1076","DOI":"10.1109\/TC.2003.1223641","volume":"52","author":"A. Chandra","year":"2003","unstructured":"Chandra, A., Chakrabarty, K.: Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes. IEEE Trans. Computers\u00a052(8), 1076\u20131088 (2003)","journal-title":"IEEE Trans. Computers"},{"issue":"7","key":"23_CR15","doi-asserted-by":"publisher","first-page":"1333","DOI":"10.1109\/TCAD.2008.923100","volume":"27","author":"X. Kavousianos","year":"2008","unstructured":"Kavousianos, X., Kalligeros, E., Nikolos, D.: Test data compression based on variable-to-variable Huffman encoding with codeword reusability. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.\u00a027(7), 1333\u20131338 (2008)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"23_CR16","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1049\/iet-cdt:20070028","volume":"2","author":"A.H. El-Maleh","year":"2008","unstructured":"El-Maleh, A.H.: Test data compression for system-on-a chip using extended frequency-directed run-length code. IET Comput. Digital Tech.\u00a02(3), 155\u2013163 (2008)","journal-title":"IET Comput. Digital Tech."},{"doi-asserted-by":"crossref","unstructured":"Jas, A., Touba, N.: Test vector decompression using cyclical scan chains and its application to testing core based design. In: Proc. Int. Test Conf., pp. 458\u2013464 (1998)","key":"23_CR17","DOI":"10.1109\/TEST.1998.743186"},{"unstructured":"Koenemann, B.: LFSR-Coded Test Patterns for Scan Designs. In: Proc. European Test Conf. (ETC 1991), pp. 237\u2013242. VDE Verlag (1991)","key":"23_CR18"},{"issue":"11","key":"23_CR19","doi-asserted-by":"publisher","first-page":"1742","DOI":"10.1109\/TCAD.2009.2030445","volume":"28","author":"D. Czysz","year":"2009","unstructured":"Czysz, D., Kassab, M., Lin, X., Mrugalski, G., Rajski, J., Tyszer, J.: Low-power scan operation in test compression environment. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.\u00a028(11), 1742\u20131754 (2009)","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"doi-asserted-by":"crossref","unstructured":"Shah, M.A., Patel, J.H.: Enhancement of the IllinoisScan Architecture for Use with Multiple Scan Inputs. In: IEEE Computer Soc. Ann. Symp. VLSI (ISVLSI 2004), pp. 167\u2013172. IEEE CS Press (2004)","key":"23_CR20","DOI":"10.1109\/ISVLSI.2004.1339525"},{"doi-asserted-by":"crossref","unstructured":"Butler, K.M., Saxena, J., Fryars, T., Hertherington, G., Jain, A., Lewis, J.: Minimizimg Power Consumption in Scan Testing: Pattern Generation and DFT techniques. In: Proc. ITC, pp. 355\u2013364 (2004)","key":"23_CR21","DOI":"10.1109\/TEST.2004.1386971"},{"unstructured":"Ye, B., Zhao, Q., Zhou, D., Wang, X., Luo, M.: Test data compression using alternating variable run-length code. Integration, the VLSI Journal, 167\u2013175 (2010)","key":"23_CR22"},{"doi-asserted-by":"crossref","unstructured":"Kundu, S., Chattopadhyay, S.: Efficient don\u2019t care filling for power reduction during testing. In: Proceedings of the International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom 2009), pp. 319\u2013323 (2009)","key":"23_CR23","DOI":"10.1109\/ARTCom.2009.141"},{"doi-asserted-by":"crossref","unstructured":"Sankaralingam, R., Oruganti, R., Touba, N.: Static Compaction Techniques to Control Scan Vector Power Dissipation. In: Proc. of IEEE VLSI Test Symposium, pp. 35\u201342 (2000)","key":"23_CR24","DOI":"10.1109\/VTEST.2000.843824"},{"unstructured":"Sruthi, P.R., Nirmala Devi, M.: Modified AVR coding for test data compression. In: Proceedings of Seventh International Workshop on Unique Chips and Systems UCAS-7, New Orleans, La, USA, pp. 40\u201346 (2012)","key":"23_CR25"},{"doi-asserted-by":"crossref","unstructured":"Girard, P., Landrault, C., Pravossoudovitch, S., Severac, D.: Reducing power consumption during test application by test vector ordering. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 1998), pp. 296\u2013299 (1998)","key":"23_CR26","DOI":"10.1109\/ISCAS.1998.706917"},{"doi-asserted-by":"crossref","unstructured":"Mehta, U.S., Dasgupta, K.S., Devashrayee, N.M.: Artificial intelligence based scan vector reordering for capture power minimization. In: Proceedings of the IEEE International Symposium on VLSI, ISVLSI 2011 (2011)","key":"23_CR27","DOI":"10.1109\/NUiConE.2011.6153270"},{"doi-asserted-by":"crossref","unstructured":"Mehta, U.S., Dasgupta, K.S., Devashrayee, N.M.: Hamming distance based reordering and column wise bit stuffing with difference vector: a better scheme for test data compression with run length based codes. In: Proceedings of the 23rd International Conference on VLSI Design (VLSID 2010), Bangalore, India, pp. 33\u201338 (2010)","key":"23_CR28","DOI":"10.1109\/VLSI.Design.2010.18"},{"doi-asserted-by":"crossref","unstructured":"Fang, H., Chenguang, T., Xu, C.: RunBasedReordering: a novel approach for test data ompression and scan power. In: Proceedings of the IEEE International Conference on Asia and South Pacific Design Automation (ASP-DAC 2007), Yokohama, Japan, pp. 732\u2013737 (2007)","key":"23_CR29","DOI":"10.1109\/ASPDAC.2007.358074"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_23.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:46:01Z","timestamp":1743619561000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}