{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:03:22Z","timestamp":1761581002443,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_3","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"19-29","source":"Crossref","is-referenced-by-count":5,"title":["Power Modeling of Power Gated FSM and Its Low Power Realization by Simultaneous Partitioning and State Encoding Using Genetic Algorithm"],"prefix":"10.1007","author":[{"given":"Priyanka","family":"Choudhury","sequence":"first","affiliation":[]},{"given":"Sambhu Nath","family":"Pradhan","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Benini, L., De Micheli, G.: State Assignment for Low Power Dissipation. IEEE Journal on Solid State Circuits, 32\u201340 (March 1994)","key":"3_CR1"},{"doi-asserted-by":"crossref","unstructured":"Noeth, W., Kolla, R.: Spanning Tree-based State Encoding for Low Power Dissipation. In: Proc. of Design Automation and Test in Europe, pp. 168\u2013174 (March 1999)","key":"3_CR2","DOI":"10.1145\/307418.307482"},{"doi-asserted-by":"crossref","unstructured":"Venkataraman, G., Reddy, S.M., Pomeranz, I.: GALLOP: Genetic Algorithm based Low Power FSM Synthesis by Simultaneous Partitioning and State Assignment. In: Proc. of 16th IEEE Conf. on VLSI Design, pp. 533\u2013538 (2003)","key":"3_CR3","DOI":"10.1109\/ICVD.2003.1183189"},{"issue":"3","key":"3_CR4","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1145\/234860.234862","volume":"1","author":"S.H. Chow","year":"1996","unstructured":"Chow, S.H., Ho, Y.C., Hwang, T., Liu, C.L.: Low power realization of finite state machines-a decomposition approach. ACM Trans. Design Automat. Elect. Syst.\u00a01(3), 315\u2013340 (1996)","journal-title":"ACM Trans. Design Automat. Elect. Syst."},{"doi-asserted-by":"crossref","unstructured":"Monteiro, J.C., Oliveira, A.L.: Finite State machine Decomposition for Low Power. In: Proc. of Design Automation Conference, pp. 758\u2013763 (1998)","key":"3_CR5","DOI":"10.1145\/277044.277235"},{"key":"3_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1007\/978-3-540-95948-9_27","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"C. Giacomotto","year":"2009","unstructured":"Giacomotto, C., Singh, M., Vratonjic, M., Oklobdzija, V.G.: Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements. In: Svensson, L., Monteiro, J. (eds.) PATMOS 2008. LNCS, vol.\u00a05349, pp. 268\u2013276. Springer, Heidelberg (2009)"},{"doi-asserted-by":"crossref","unstructured":"Leverich, J., Monchiero, M., Talwar, V., Ranganathan, P., Kozyrakis, C.: Power Management of Datacenter Workloads Using Per-Core Power Gating. Computer Architecture Letter 8(2) (July-December 2009)","key":"3_CR7","DOI":"10.1109\/L-CA.2009.46"},{"doi-asserted-by":"crossref","unstructured":"Pakbaznia, E., Pedram, M.: Design and Application of Multimodal Power Gating Structures. In: Proc. of the 10th International Symposium on Quality of Electronic Design, pp. 120\u2013126 (2009)","key":"3_CR8","DOI":"10.1109\/ISQED.2009.4810281"},{"unstructured":"Kim, S., Kosonocky, S.V., Knebel, D.R., Stawiasz, K., Heidel, D., Immediato, M.: Minimizing Inductive Noise in System-On-a-Chip with Multiple Power Gating Structures. In: Proc. of the 29th European Solid-State Circuits Conference, pp. 635\u2013638 (2003)","key":"3_CR9"},{"unstructured":"Liu, B., Cai, Y., Zhou, Q., Bian, J., Hong, X.: FSM decomposition for power gating design automation in sequential circuits. In: Proc. of the ASICON, pp. 862\u2013865 (2005)","key":"3_CR10"},{"unstructured":"Fomina, E., Brik, M., Sudnitson, A., Vasilyev, R.: A New Approach To State Encoding of Low Power FSM","key":"3_CR11"},{"issue":"3","key":"3_CR12","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1016\/j.vlsi.2011.03.003","volume":"44","author":"S.N. Pradhan","year":"2011","unstructured":"Pradhan, S.N., Tilak Kumar, M., Chattopadhyay, S.: Low power FSM synthesis using Power-gating. Integration, the VLSI Journal\u00a044(3), 175\u2013184 (2011)","journal-title":"Integration, the VLSI Journal"},{"unstructured":"Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-Vincentelli, A.L.: SIS: A System for Sequential Circuit Synthesis, http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/1992\/2010.html","key":"3_CR13"},{"issue":"9","key":"3_CR14","doi-asserted-by":"crossref","first-page":"905","DOI":"10.1109\/43.59068","volume":"9","author":"T. Villa","year":"1990","unstructured":"Villa, T., Vincentell, A.S.: NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation. IEEE Transactions on CAD\u00a09(9), 905\u2013924 (1990)","journal-title":"IEEE Transactions on CAD"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:45:40Z","timestamp":1743619540000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}