{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T19:10:12Z","timestamp":1743621012939,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_4","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"30-39","source":"Crossref","is-referenced-by-count":2,"title":["Design and Implementation of a Linear Feedback Shift Register Interleaver for Turbo Decoding"],"prefix":"10.1007","author":[{"given":"Rahul","family":"Shrestha","sequence":"first","affiliation":[]},{"given":"Roy","family":"Paily","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Berrou, C., Glavieux, A., Thitimajshima, P.: Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes. In: Proc. Int. Conf. Communications, pp. 1064\u20131070 (May 1993)","DOI":"10.1109\/ICC.1993.397441"},{"key":"4_CR2","doi-asserted-by":"publisher","first-page":"2208","DOI":"10.1109\/25.901892","volume":"49","author":"J.P. Woodard","year":"2000","unstructured":"Woodard, J.P., Hanzo, L.: Comparative Study of Turbo Decoding Techniques: an overview. IEEE Trans. Veh. Technol.\u00a049, 2208\u20132233 (2000)","journal-title":"IEEE Trans. Veh. Technol."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Hsu, J.-M., Wang, C.-L.: A Parallel Decoding Scheme for Turbo Codes. In: IEEE Int. Symp. Circuit and Systems (ISCAS 1998), vol.\u00a04, pp. 445\u2013448 (1998)","DOI":"10.1109\/ISCAS.1998.698923"},{"key":"4_CR4","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1109\/TVLSI.2004.842916","volume":"13","author":"R. Dobkin","year":"2005","unstructured":"Dobkin, R., Peleg, M., Ginosar, P.: Parallel Inerleaver Design and VLSI Architecture for Low-Latency MAP Turbo Decoders. IEEE Trans. VLSI Syst.\u00a013, 427\u2013438 (2005)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"4_CR5","unstructured":"LTE: Evolved Universal Terrestrial Radio Access (E-UTRA); Multiplexing and channel coding (3GPP TS 36.212 version 10.0.0 Release 10)"},{"key":"4_CR6","unstructured":"IEEE Std 802.16m -2011, Part 16: Air Interface for Broadband Wireless Access Systems, Amendment 3: Advance Air Interface"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Lee, S.-G., Wang, C.-H., Sheen, W.-H.: Architecture Design of QPP Interleaver for Parallel Turbo Decoding. In: IEEE Veh. Technol. Conf. (VTC), pp. 1\u20135 (2010)","DOI":"10.1109\/VETECS.2010.5493793"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Asghar, R., Wu, D., Eilert, J., Liu, D.: Memory Conflict Analysis and Interleaver Design for Parallel Turbo Decoding Supporting HSPA Evolution. In: Euromicro Conf. Digital Syst. Design., Arch., Methods and Tools, pp. 699\u2013706 (2009)","DOI":"10.1109\/DSD.2009.178"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Sun, Y., Zhu, Y., Goel, M., Cavallaro, J R.: Configurable and Scalable High Throughput Turbo Decoder Architecture for Multiple 4G Wireless Standards. In: Int Conf on Appl.-Specific Syst., Arch and Processors, pp. 209\u2013214 (2008)","DOI":"10.1109\/ASAP.2008.4580180"},{"key":"4_CR10","doi-asserted-by":"publisher","first-page":"1988","DOI":"10.1109\/18.868474","volume":"46","author":"O.Y. Takeshita","year":"2006","unstructured":"Takeshita, O.Y., Costello, D.J.: New Deterministic Interleaver Design for Turbo Codes. IEEE Trans. Inform. Theory\u00a046, 1988\u2013(2006)","journal-title":"IEEE Trans. Inform. Theory"},{"key":"4_CR11","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"N.H.E. Weste","year":"2005","unstructured":"Weste, N.H.E., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. Pearson-Addison Welsley, Reading (2005)","edition":"3"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:45:40Z","timestamp":1743619540000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}