{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T19:10:14Z","timestamp":1743621014949,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_44","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"360-363","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Approach to Voltage-Drop Aware Placement in Large SoCs in Advanced Technology Nodes"],"prefix":"10.1007","author":[{"given":"Biswajit","family":"Patra","sequence":"first","affiliation":[]},{"given":"Santan","family":"Chattopadhyay","sequence":"additional","affiliation":[]},{"given":"Amlan","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"44_CR1","doi-asserted-by":"crossref","unstructured":"Bai, G., Bobba, S., Hajj, I.N.: Simulation and Optimization of the Power Distribution Network in VLSI Circuits. In: Proc. of Int. Conf. Computer-Aided Design, pp. 481\u2013486 (2000)","DOI":"10.1109\/ICCAD.2000.896519"},{"key":"44_CR2","doi-asserted-by":"crossref","unstructured":"Bobba, S., Hajj, I.N.: Estimation of Maximum Current Envelope for Power Bus Analysis and Design. In: Proc. of ACM\/IEEE Int. Symp. Physical Design, pp. 141\u2013146 (1998)","DOI":"10.1145\/274535.274556"},{"key":"44_CR3","unstructured":"Kahng, A.B., Liu, B., Wang, Q.: Supply Voltage Degradation Aware Analytical Placement. In: Proc. of the 2005 International Conference on Computer Design, ICCD 2005 (2005)"},{"key":"44_CR4","unstructured":"Shen, et al.: Full-chip Vector less Dynamic Power Integrity Analysis and Verification Against 100uV\/100ps-Resolution Measurement. In: Proc. of the IEEE Custom Integrated Circuits Conference, pp. 509\u2013512 (2004)"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_44.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:44:57Z","timestamp":1743619497000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}