{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:07Z","timestamp":1759146307945},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642314933"},{"type":"electronic","value":"9783642314940"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-31494-0_7","type":"book-chapter","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:28:40Z","timestamp":1340803720000},"page":"52-58","source":"Crossref","is-referenced-by-count":2,"title":["Implementation of Gating Technique with Modified Scan Flip-Flop for Low Power Testing of VLSI Chips"],"prefix":"10.1007","author":[{"given":"R.","family":"Jayagowri","sequence":"first","affiliation":[]},{"given":"K. S.","family":"Gurumurthy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","unstructured":"Zorian, Y.: A distributed BIST control scheme for complex VLSI devices. In: IEEE VLSI Test Symposium, pp. 4\u20139 (1993)"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Dobholkar, V., et al.: Techniques to minimize power dissipation in scan and combinational circuits during test application. IEEE Transactions on Computer Aided Design, 1325\u20131333 (December 1998)","DOI":"10.1109\/43.736572"},{"key":"7_CR3","unstructured":"Kajihara, S., et al.: Test vector modification for power reduction during scan testing. In: Proceedings VLSI Test Symposium (2002)"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Ramersaro, et al.: Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs. In: International Test Conference, pp. 1\u201310 (2006)","DOI":"10.1109\/TEST.2006.297694"},{"key":"7_CR5","unstructured":"Gerstendorfer, S., Wunderlich, H.J.: Minimized power consumption for scan based BIST. In: Proceeding International Test Conference (1999)"},{"key":"7_CR6","unstructured":"Zhang, et al.: Power reduction in test-per-scan BIST. In: Proc. Int. OnLine Testing Workshop, pp. 133\u2013138 (2000)"},{"issue":"3","key":"7_CR7","doi-asserted-by":"publisher","first-page":"384","DOI":"10.1109\/TVLSI.2004.842885","volume":"13","author":"S. Bhunia","year":"2005","unstructured":"Bhunia, S., Mahmoodi, H., Ghosh, D., Mukhopadhyay, S., Roy, K.: Low power scan design using first level supply gating. IEEE Transactions on VLSI System\u00a013(3), 384\u2013395 (2005)","journal-title":"IEEE Transactions on VLSI System"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Mishra, A., Sinha, N., Satdev, Singh, V., Chakravarthy, S., Singh, A.D.: Modified scan flip flop for low power testing. In: Proceedings 19th IEEE Asian Test Symposium, pp. 367\u2013370 (2010)","DOI":"10.1109\/ATS.2010.69"},{"issue":"2","key":"7_CR9","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1109\/92.285754","volume":"2","author":"R. Hossain","year":"1994","unstructured":"Hossain, R., Wronski, L.D., Albicki, A.: Low power design using double edge triggered flip flops. IEEE Transaction on VLSI System\u00a02(2), 261\u2013265 (1994)","journal-title":"IEEE Transaction on VLSI System"},{"issue":"10","key":"7_CR10","doi-asserted-by":"publisher","first-page":"1581","DOI":"10.1049\/el:19970593","volume":"33","author":"G.M. Blair","year":"1997","unstructured":"Blair, G.M.: Low power double edge triggered flipflop. Electronics Letters\u00a033(10), 1581\u20131582 (1997)","journal-title":"Electronics Letters"},{"issue":"3","key":"7_CR11","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1049\/el:19990164","volume":"35","author":"G.M. Strollo","year":"1999","unstructured":"Strollo, G.M., Napoli, E., Cimino, C.: Low power double edge triggered flip flop using one latch. Electronics Letters\u00a035(3), 187\u2013188 (1999)","journal-title":"Electronics Letters"},{"issue":"1","key":"7_CR12","doi-asserted-by":"publisher","first-page":"37","DOI":"10.5121\/vlsic.2011.2104","volume":"2","author":"R. Jayagowri","year":"2011","unstructured":"Jayagowri, R., Gurumurthy, K.S.: Design and Implementation of Area and Power Optimised Novel ScanFlop. International Journal of VLSI design & Communication (VLSICS)\u00a02(1), 37\u201343 (2011)","journal-title":"International Journal of VLSI design & Communication (VLSICS)"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Jayagowri, R., Gurumurthy, K.S.: A Technique for Low Power Testing of VLSI Chips. In: Proceedings of IEEE International Conference on Devices, Circuits and Systems, pp. 662\u2013665 (2012), doi:10.1109\/ICDCSyst.2012.6188654","DOI":"10.1109\/ICDCSyst.2012.6188654"}],"container-title":["Lecture Notes in Computer Science","Progress in VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31494-0_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T12:04:12Z","timestamp":1620129852000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31494-0_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642314933","9783642314940"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31494-0_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}