{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T04:08:30Z","timestamp":1744258110867,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642315992"},{"type":"electronic","value":"9783642316005"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-31600-5_62","type":"book-chapter","created":{"date-parts":[[2012,9,21]],"date-time":"2012-09-21T14:58:37Z","timestamp":1348239517000},"page":"633-648","source":"Crossref","is-referenced-by-count":0,"title":["Operator Scheduling Revisited: A Multi-objective Perspective for Fine-Grained DVS Architecture"],"prefix":"10.1007","author":[{"given":"Rajdeep","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Priyankar","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ajit","family":"Pal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"62_CR1","doi-asserted-by":"publisher","first-page":"464","DOI":"10.1109\/43.75629","volume":"10","author":"C.T. Hwang","year":"1991","unstructured":"Hwang, C.T., Lee, J.H., Hsu, Y.C.: A formal approach to the scheduling problem in high level synthesis. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a010(4), 464\u2013475 (1991)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"62_CR2","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"P.G. Paulin","year":"1989","unstructured":"Paulin, P.G., Knight, J.P.: Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a08(6), 661\u2013679 (1989)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"62_CR3","unstructured":"De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education (1994)"},{"key":"62_CR4","doi-asserted-by":"crossref","unstructured":"Katkoori, S., Vemuri, R.: Scheduling for low power under resource and latency constraints. In: Proceedings of the IEEE International Symposium on Circuits and Systems, vol.\u00a02, pp. 53\u201356 (2000)","DOI":"10.1109\/ISCAS.2000.856256"},{"key":"62_CR5","doi-asserted-by":"crossref","unstructured":"Putic, Di Liang, M., Calhoun, B., Lach, J.: Panoptic DVS: A fine-grained dynamic voltage scaling framework for energy scalable CMOS design. In: Proceedings of the IEEE International Conference on Computer Design, pp. 491\u2013497 (October 2009)","DOI":"10.1109\/ICCD.2009.5413110"},{"key":"62_CR6","doi-asserted-by":"crossref","unstructured":"Putic, Di Liang, M., Calhoun, B., Lach, J.: Power switch characterization for fine-grained dynamic voltage scaling. In: Proceedings of the IEEE International Conference on Computer Design, pp. 605\u2013611 (August 2008)","DOI":"10.1109\/ICCD.2008.4751923"},{"key":"62_CR7","doi-asserted-by":"crossref","unstructured":"Bright, M.S., Arslan, T.: Multi-objective design strategy for high- level low power design of DSP systems. In: Proceedings of the IEEE International Symposium on Circuits and Systems, vol.\u00a01, pp. 80\u201383 (May 1999)","DOI":"10.1109\/ISCAS.1999.777810"},{"key":"62_CR8","doi-asserted-by":"crossref","unstructured":"Zhai, B., Blaauw, D., Sylvester, D., Flautner, K.: Theoretical and practical limits of dynamic voltage scaling. In: Proceedings of the IEEE Design Automation Conference, pp. 868\u2013873 (2004)","DOI":"10.1145\/996566.996798"},{"issue":"2","key":"62_CR9","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1145\/1142155.1142161","volume":"11","author":"D. Chen","year":"2006","unstructured":"Chen, D., Cong, J., Xu, J.: Optimal simultaneous module and multivoltage assignment for low power. ACM Trans. on Design Automation of Electronic Systems\u00a011(2), 362\u2013386 (2006)","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"issue":"1","key":"62_CR10","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1016\/S0167-9260(97)00013-8","volume":"23","author":"S. Raje","year":"1997","unstructured":"Raje, S., Sarrafzadeh, M.: Scheduling with multiple voltages. Integration, the VLSI Journal\u00a023(1), 37\u201359 (1997)","journal-title":"Integration, the VLSI Journal"},{"issue":"6","key":"62_CR11","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/82.847069","volume":"47","author":"W.T. Shiue","year":"2000","unstructured":"Shiue, W.T., Chakrabarti, C.: Low power scheduling with resource operating at multiple voltages. IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing\u00a047(6), 536\u2013543 (2000)","journal-title":"IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"62_CR12","doi-asserted-by":"crossref","unstructured":"Gajski, D., Dutt, N., Wu, A., Lin, S.: High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers (1992)","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"62_CR13","unstructured":"Jeon, J., Choi, K., Ahn, Y.: Control Data Flow Graph Toolset, http:\/\/dal.snu.ac.kr\/?mid=cdfg"},{"key":"62_CR14","doi-asserted-by":"crossref","unstructured":"Shiue, W.T., Chakrabarti, C.: ILP-Based Scheme for Low Power Scheduling and Resource Binding. In: Proceedings of the IEEE International Symposium on Circuits and Systems, vol.\u00a03, pp. 279\u2013282 (May 2000)","DOI":"10.1109\/ISCAS.2000.856051"},{"key":"62_CR15","unstructured":"Blickle, T., Teich, J., Thiele, L.: System Level Synthesis Using Evolutionary Algorithms. In: 5th International Workshop on Hardware\/Software Codesign CODES\/CASHE, pp. 167\u2013171 (1997)"},{"key":"62_CR16","doi-asserted-by":"crossref","unstructured":"Ranganathan, N., Murugavel, A.K.: A low power scheduler using game theory. In: Proceedings of the 1st IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, pp. 126\u2013131 (2003)","DOI":"10.1145\/944678.944681"},{"issue":"1","key":"62_CR17","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1109\/43.62794","volume":"10","author":"R. Camposano","year":"1991","unstructured":"Camposano, R.: Path-based scheduling for synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a010(1), 85\u201393 (1991)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"62_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/0167-9260(91)90039-N","volume":"12","author":"R.A. Bergamaschi","year":"1991","unstructured":"Bergamaschi, R.A., Camposano, R., Payer, M.: Scheduling under resource constraints and module assignment. Integration, the VLSI Journal\u00a012(1), 1\u201319 (1991)","journal-title":"Integration, the VLSI Journal"},{"key":"62_CR19","doi-asserted-by":"crossref","unstructured":"Wakabayashi, K., Tanaka, H.: Global scheduling independent of control dependencies based on condition vectors. In: Proceedings of the 29th ACM\/IEEE Design Automation Conference, pp. 112\u2013115 (1992)","DOI":"10.1109\/DAC.1992.227852"},{"key":"62_CR20","unstructured":"Bergamaschi, R.A., Raje, S., Nair, I., Trevillyan, L.: Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system. IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Advances in Intelligent Systems and Computing","Advances in Computing and Information Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31600-5_62.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T05:04:17Z","timestamp":1744175057000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31600-5_62"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642315992","9783642316005"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31600-5_62","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2013]]}}}