{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:37:22Z","timestamp":1761323842234,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642315992"},{"type":"electronic","value":"9783642316005"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-31600-5_65","type":"book-chapter","created":{"date-parts":[[2012,9,21]],"date-time":"2012-09-21T14:58:37Z","timestamp":1348239517000},"page":"667-676","source":"Crossref","is-referenced-by-count":8,"title":["A Novel Routing Algorithm for On-Chip Communication in NoC on Diametrical 2D Mesh Interconnection Architecture"],"prefix":"10.1007","author":[{"given":"Prasun","family":"Ghosal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuhin Subhra","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Reshadi, M., Khademzadeh, A., Reza, A., Bahmani, M.: A Novel Mesh Architecture for On-Chip Networks. D & R Industry Articles, \n                    http:\/\/www.design-reuse.com\/articles\/23347\/on-chip-network.html","key":"65_CR1"},{"unstructured":"A survey of Architectural Design and Implementation Tradeoffs in Network on Chip System, \n                    http:\/\/www.danmarconett.com\/downloads\/NoCSurveyPaper.pdf\/","key":"65_CR2"},{"unstructured":"A comparision of Network-on-Chip and Buses, \n                    http:\/\/www.arteris.com\/nocwhitepaper.pdf\/","key":"65_CR3"},{"doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G.: Networks on Chips: A new SoC Paradigm. IEEE Computer, 70\u201378 (2003)","key":"65_CR4","DOI":"10.1109\/2.976921"},{"unstructured":"Michelogiannakis, G.: Approaching Ideal NoC Latency with Pre-Configured Routes, Master\u2019s Thesis, Department of Computer Science, University of Crete","key":"65_CR5"},{"doi-asserted-by":"crossref","unstructured":"Kaisari, A.E., Rahmati, D., Sarbazi-Azad, H., Hessabi, S.: A Markovian Performance Model for Network-on-Chip. In: Proceedings 16th Euromicro Conference on Parallel, Distributed and Network-Based Procedings, pp. 157\u2013164 (2008)","key":"65_CR6","DOI":"10.1109\/PDP.2008.83"},{"key":"65_CR7","volume-title":"Principles and Practices of Interconnection Networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)"},{"issue":"3","key":"65_CR8","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1504\/IJHPSA.2008.021797","volume":"1","author":"S. Kundu","year":"2008","unstructured":"Kundu, S., Chattopadhyay, S.: Network-on-chip architecture design based on mesh-of-tree deterministic routing topology. International Journal of High Performance Systems Architecture\u00a01(3), 163\u2013182 (2008)","journal-title":"International Journal of High Performance Systems Architecture"},{"doi-asserted-by":"crossref","unstructured":"Ezhumalai, P., Chilambuchelvan, A., Arun, C.: Novel NoC Topology Construction for High-Performance Communications, \n                    http:\/\/www.hindawi.com\/journals\/jcnc\/2011\/405697\/","key":"65_CR9","DOI":"10.1155\/2011\/405697"},{"key":"65_CR10","volume-title":"Networks on Chips: Technology and Tools","author":"L. Benini","year":"2006","unstructured":"Benini, L., De Micheli, G.: Networks on Chips: Technology and Tools. Morgan Kaufmann, San Francisco (2006)"},{"doi-asserted-by":"crossref","unstructured":"Palesi, M., Holsmark, R., Kumar, S., Catania, V.: APSRA: A methodology for design of application specific routing algorithms for NoC systems, Technical Report DIIT-TR-01-060406, Dip. di Ingegneria Informatica e delle Telecomunicazioni, Univ. di Catania (2006)","key":"65_CR11","DOI":"10.1145\/1176254.1176289"},{"doi-asserted-by":"crossref","unstructured":"Kundu, S., Dasari, R.P., Chattopadhyay, S., Manna, K.: Mesh-of-Tree Based Scalable Network-on-Chip Architecture. In: IEEE Region 10 and the Third International Conference on Industrial and Information Systems, ICIIS 2008, pp. 1\u20136 (2008)","key":"65_CR12","DOI":"10.1109\/ICIINFS.2008.4798389"},{"doi-asserted-by":"crossref","unstructured":"Kundu, S., Chattopadhyay, S.: Mesh-of-Tree Deterministic Routing for Network-on-Chip Architecture. In: ACM Great Lake Symposium on VLSI (GLSVLSI), pp. 343\u2013346 (2008)","key":"65_CR13","DOI":"10.1145\/1366110.1366191"}],"container-title":["Advances in Intelligent Systems and Computing","Advances in Computing and Information Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31600-5_65","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,7]],"date-time":"2023-02-07T10:43:45Z","timestamp":1675766625000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-31600-5_65"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642315992","9783642316005"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31600-5_65","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2013]]}}}