{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T04:15:29Z","timestamp":1768968929829,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642315992","type":"print"},{"value":"9783642316005","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-31600-5_67","type":"book-chapter","created":{"date-parts":[[2012,9,21]],"date-time":"2012-09-21T14:58:37Z","timestamp":1348239517000},"page":"687-696","source":"Crossref","is-referenced-by-count":2,"title":["Low Power Design Analysis of PLL Components in Submicron Technology"],"prefix":"10.1007","author":[{"given":"Kanika","family":"Garg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Sulochana Verma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"67_CR1","doi-asserted-by":"crossref","unstructured":"Mann, A.: The Design of a Low-Power Low-Noise Phase Lock Loop. In: IEEE Proceedings of ISQED 2010, pp. 528\u2013531 (April 2010) 5450522","DOI":"10.1109\/ISQED.2010.5450522"},{"key":"67_CR2","unstructured":"Lin, F.: Research and Design of Low Jitter, Wide Locking-Range All-Digital Phase-Locked and Delay-Locked Loops. PhD Thesis, Electrical Engineering (March 2000)"},{"key":"67_CR3","unstructured":"Mansuri, M.: Low-Power Low-Jitter On-Chip Clock Generation. PhD Thesis, Electrical Engineering, UCLA (2003)"},{"key":"67_CR4","unstructured":"Thakore, K.P.: Low Power and Low Jitter Phase Frequency Detector for Phase Lock Loop. International Journal of Engineering Science and Technology (IJEST)\u00a02(2)"},{"key":"67_CR5","doi-asserted-by":"crossref","unstructured":"Imfeld, K.: Low-Jitter and Low-Power CMOS PLL for Clock Multiplication. In: Solid-State Circuits Conference, ESSCIRC 2006, pp. 174\u2013177 (2006)","DOI":"10.1109\/ESSCIR.2006.307559"},{"key":"67_CR6","unstructured":"Shi, X.: Design of Low Phase Noise Low Power CMOS Phase Locked Loops. PhD Thesis, Soutenue LE 20 (November 2008)"},{"key":"67_CR7","unstructured":"Ferrando, M.P.: Power Supply Rejection to Noise in Sinusoidal Clock Buffers: CDC3S04, Texas instrumentation (June 2010)"},{"key":"67_CR8","unstructured":"Mustafa, K.: Filtering Techniques: Isolating Analog and Digital Power Supplies in TI\u2019s PLL-Based CDC Devices. Texas Instrumentation (October 2001)"},{"key":"67_CR9","unstructured":"Liu, Y.: Power and Jitter Optimized VCO Design Using an On-Chip Supply Noise Monitoring Circuit. IEEE Proceedings, 939\u2013940 (2010) 978-1-4244-7456-1"},{"key":"67_CR10","unstructured":"Roche, J.: A Low-Noise Fast-Settling Phase Locked Loop with Loop Bandwidth Enhancement. IEEE Proceedings , pp. 165\u2013168 (2008) 978-1-4244-2332-3"},{"key":"67_CR11","doi-asserted-by":"crossref","unstructured":"Gundel, A.: High Performance Low Phase Noise PLL Clock Synthesizer with LVDS Outputs. In: IEEE Paper Systems, Applications and Technology Conference, LISAT 2006, pp. 1\u201394 (2006)","DOI":"10.1109\/LISAT.2006.4302658"},{"key":"67_CR12","unstructured":"Wey, T.: A Circuit Technique to Improve Phase-Locked Loop Charge Pump Current Matching. In: IEEE-NEWCAS Conference, pp. 235\u2013238 (June 2005)"}],"container-title":["Advances in Intelligent Systems and Computing","Advances in Computing and Information Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31600-5_67.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T05:05:16Z","timestamp":1744175116000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-31600-5_67"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642315992","9783642316005"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31600-5_67","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"value":"2194-5357","type":"print"},{"value":"2194-5365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}