{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T05:40:11Z","timestamp":1744177211257,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642315992"},{"type":"electronic","value":"9783642316005"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-31600-5_68","type":"book-chapter","created":{"date-parts":[[2012,9,21]],"date-time":"2012-09-21T14:58:37Z","timestamp":1348239517000},"page":"697-706","source":"Crossref","is-referenced-by-count":0,"title":["A New Class of Obstacle Aware Steiner Routing in 3D Integrated Circuits"],"prefix":"10.1007","author":[{"given":"Prasun","family":"Ghosal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satrajit","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arindam","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Li, L., Young, E.F.Y.: Obstacle-avoiding Rectilinear Steiner Tree Construction. In: Proceedings of International Conference on Computer-Aided Design (ICCAD), pp. 523\u2013528 (2008)","key":"68_CR1","DOI":"10.1109\/ICCAD.2008.4681625"},{"doi-asserted-by":"crossref","unstructured":"Huang, T., Young, E.F.Y.: Obstacle-avoiding Rectilinear Steiner Minimum Tree Construction: An Optimal Approach. In: Proceedings of International Conference on Computer Aided Design (ICCAD), pp. 610\u2013613 (2010)","key":"68_CR2","DOI":"10.1109\/ICCAD.2010.5654220"},{"unstructured":"Ganley, J.L., Cohoon, J.P.: Optimal Rectilinear Steiner Tree Routing in the Presence of Obstacles. In: Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1993)","key":"68_CR3"},{"issue":"3","key":"68_CR4","first-page":"107","volume":"1","author":"Y. Hu","year":"2004","unstructured":"Hu, Y., Feng, Z., Jing, T., Hong, X., Yang, Y., Yu, G., Hu, X., Yan, G.: FORst: A 3-step heuristic for obstacle-avoiding rectilinear Steiner minimum tree construction. Journal of Information & Computational Science\u00a01(3), 107\u2013116 (2004)","journal-title":"Journal of Information & Computational Science"},{"doi-asserted-by":"crossref","unstructured":"Shi, Y., Mesa, P., Yu, H., He, L.: Circuit-Simulated Obstacle-Aware Steiner Routing. ACM Transactions on Design Automation of Electronic Systems\u00a012(3), Article 28 (August 2007)","key":"68_CR5","DOI":"10.1145\/1255456.1255465"},{"doi-asserted-by":"crossref","unstructured":"Liu, J., Zhao, Y., Shragowitz, E., Karypis, G.: A Polynomial Time Approximation Scheme for Rectilinear Steiner Minimum Tree Construction in the Presence of Obstacles. In: 9th International Conference on Electronics, Circuits and Systems, vol.\u00a02, pp. 781\u2013784 (2002)","key":"68_CR6","DOI":"10.1109\/ICECS.2002.1046286"},{"doi-asserted-by":"crossref","unstructured":"Sapatnekar, S., Goplen, B.: Placement of 3D ICs with thermal and inter-layer via considerations. In: Design Automation Conference, pp. 626\u2013631 (June 2007)","key":"68_CR7","DOI":"10.1109\/DAC.2007.375239"},{"unstructured":"Kahng, A.B., Robins, G.: A New Class of Steiner Tree Heuristics with Good Performance: The Iterated 1-Steiner approach. In: International Conference on CAD (1990)","key":"68_CR8"},{"doi-asserted-by":"crossref","unstructured":"Xie, Y., Cong, J., Sapatnekar, S.: Three-Dimensional Integrated Circuit Design. Integrated Circuits and Systems. Springer (2009)","key":"68_CR9","DOI":"10.1007\/978-1-4419-0784-4"},{"unstructured":"http:\/\/www.vlsicad.eecs.umich.edu\/BK\/PDtools\/","key":"68_CR10"},{"doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.: Interconnect Characteristics of 2.5d system integration scheme. In: ACM International Symposium on Physical Design, pp. 171\u2013175 (April 2001)","key":"68_CR11","DOI":"10.1145\/369691.369763"},{"unstructured":"Yan, J.-T., Jhong, M.-C., Zhi, W.C.: Obstacle-Aware Longest Path using Rectangular Pattern Detouring in Routing Grids. In: Asia and South Pacific Design Automation Conference, ASPDAC (2010)","key":"68_CR12"}],"container-title":["Advances in Intelligent Systems and Computing","Advances in Computing and Information Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-31600-5_68","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T05:03:47Z","timestamp":1744175027000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-31600-5_68"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642315992","9783642316005"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-31600-5_68","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2013]]}}}